论文信息 - On the synthesis of synchronizable finite state machines with partial scan - 字舞流文

On the synthesis of synchronizable finite state machines with partial scan

Toshimitsu Masuzawa | Hideo Fujiwara | Tomoo Inoue | Hiroshi Youra | T. Masuzawa | H. Fujiwara | Tomoo Inoue | H. Youra

[1] Kewal K. Saluja,et al. Synthesizing finite state machines for minimum length synchronizing sequence using partial scan , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[2] Irith Pomeranz,et al. On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation , 1994, IEEE Trans. Computers.

[3] Hans-Joachim Wunderlich,et al. Optimized synthesis techniques for testable sequential circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4] Vishwani D. Agrawal,et al. Initializability Consideration in Sequential Machine Synthesis , 1992, IEEE Trans. Computers.

[5] Janak H. Patel,et al. An optimization based approach to the partial scan design problem , 1990, Proceedings. International Test Conference 1990.

[6] Vishwani D. Agrawal,et al. Finite state machine synthesis with embedded test function , 1990 .

[7] A. Sangiovanni-Vincentelli,et al. A synthesis and optimization procedure for fully and easily testable sequential machines , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8] Vishwani D. Agrawal,et al. A Complete Solution to The Partial Scan Problem , 1987 .