The impact of scaling on interconnect reliability

Back-end-of-line (BEOL) reliability, comprising barrier, dielectric and current-carrying metal reliability, is a major challenge for future IC generations as the reliability margin of the dielectric/barrier/copper systems is shrinking. The impact of interconnect scaling on BEOL reliability is outlined and illustrated by low-k TDDB, electromigration and stress-induced-voiding results.

[1]  Robert Rosenberg,et al.  Mechanisms for very long electromigration lifetime in dual-damascene Cu interconnections , 2001 .

[2]  R. Rosenberg,et al.  Reliability Challenges with Ultra-Low k Interlevel Dielectrics , 2004, Microelectron. Reliab..

[3]  Michael Lane,et al.  Relationship between interfacial adhesion and electromigration in Cu metallization , 2003 .

[4]  Andrew H. Simon,et al.  Comparison of Cu electromigration lifetime in Cu interconnects coated with various caps , 2003 .

[5]  K. Maex,et al.  Diffusion barrier integrity and electrical performance of Cu/porous dielectric damascene lines , 2003, IEEE Electron Device Letters.

[6]  Andrew H. Simon,et al.  Effect of liner thickness on electromigration lifetime , 2003 .

[7]  Karen Maex,et al.  Correlation between barrier integrity and TDDB performance of copper porous low-k interconnects , 2004 .

[8]  Christine Hau-Riege,et al.  The effect of interlevel dielectric on the critical tensile stress to void nucleation for the reliability of Cu interconnects , 2004 .

[9]  Jeff Wetzel,et al.  Probing diffusion barrier integrity on porous silica low-k thin films using positron annihilation lifetime spectroscopy , 2001 .

[10]  Karen Maex,et al.  Barrier studies on porous silk semiconductor dielectric , 2003 .

[11]  Robert Rosenberg,et al.  Electromigration path in Cu thin-film lines , 1999 .

[12]  Paul S. Ho,et al.  Effect of low k dielectrics on electromigration reliability for Cu interconnects , 2004 .

[13]  Thomas N. Theis,et al.  The future of interconnection technology , 2000, IBM J. Res. Dev..

[14]  K. Saraswat,et al.  Analytical thermal model for multilevel VLSI interconnects incorporating via effect , 2002, IEEE Electron Device Letters.

[15]  E. Liniger,et al.  Time dependent dielectric breakdown in a low-k interlevel dielectric , 2004, Microelectron. Reliab..

[16]  D. Avnir,et al.  Recommendations for the characterization of porous solids (Technical Report) , 1994 .

[17]  Linda S. Milor,et al.  Analysis of the layout impact on electric fields in interconnect structures using finite element method , 2004, Microelectron. Reliab..

[18]  Robert Rosenberg,et al.  Electromigration in On-Chip Single/Dual Damascene Cu Interconnections , 2002 .

[19]  Robert Rosenberg,et al.  Reduced electromigration of Cu wires by surface coating , 2002 .

[20]  Peter van Zant.  Microchip fabrication : a practical guide to semiconductor processing , 2004 .

[21]  Karen Maex,et al.  Low dielectric constant materials for microelectronics , 2003 .

[22]  Baozhen Li,et al.  Reliability challenges for copper interconnects , 2004, Microelectron. Reliab..

[23]  Sung-chul Shin,et al.  Spin engineering of CoPd alloy films via the inverse piezoelectric effect , 2003 .

[24]  Paul S. Ho,et al.  Low Dielectric Constant Materials for ULSI Interconnects , 2000 .

[25]  Karen Maex,et al.  Impact of current crowding on electromigration-induced mass transport , 2004 .

[26]  Baozhen Li,et al.  Line depletion electromigration characterization of Cu interconnects , 2004 .

[27]  M. Korhonen,et al.  Stress evolution due to electromigration in confined metal lines , 1993 .