Multiphase BIST: a new reseeding technique for high test-data compression

In this paper, a new reseeding architecture for scan-based built-in self-test (BIST), which uses a linear feedback shift register (LFSR) as test pattern generator, is proposed. Multiple cells of the LFSR are utilized as sources for feeding the scan chain of the circuit under test in different test phases. The LFSR generates the same state sequence in all phases, keeping that way the implementation cost low. A seed-selection algorithm is furthermore presented that, taking advantage of the multiphase architecture, manages to significantly reduce the number of the required seeds for achieving complete (100%) fault coverage. The proposed technique can be used either in a full BIST implementation or in a test-resource partitioning scenario, since the test-data storage requirements on the tester are very low. When a full BIST implementation is preferable, the multiphase architecture can also be combined with a dynamic reseeding scheme that uses combinational logic instead of a ROM in order to perform the reseedings. This way the implementation area of the BIST circuitry is further reduced. Experimental results demonstrate the advantages of the proposed LFSR reseeding approach over the already known reseeding techniques.

[1]  Dimitris Nikolos,et al.  A novel reseeding technique for accumulator-based test pattern generation , 2001, GLSVLSI '01.

[2]  Huaguo Liang,et al.  A mixed mode BIST scheme based on reseeding of folding counters , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  Janusz Rajski,et al.  Test Data Decompression for Multiple Scan Designs with Boundary Scan , 1998, IEEE Trans. Computers.

[4]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Nur A. Touba,et al.  Test vector encoding using partial LFSR reseeding , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[6]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[7]  Ahmad A. Al-Yamani,et al.  Built-in reseeding for serial BIST , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[8]  Gundolf Kiefer,et al.  Using BIST control for pattern generation , 1997, Proceedings International Test Conference 1997.

[9]  Gundolf Kiefer,et al.  Application of Deterministic Logic BIST on Industrial Circuits , 2001, J. Electron. Test..

[10]  Wenjing Rao,et al.  Test application time and volume compression through seed overlapping , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[11]  Krishnendu Chakrabarty,et al.  Built-in self testing of high-performance circuits using twisted-ring counters , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[12]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[13]  Janusz Rajski,et al.  Decompression of test data using variable-length seed LFSRs , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[14]  Irith Pomeranz,et al.  On test data volume reduction for multiple scan chain designs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[15]  Ahmad A. Al-Yamani,et al.  Seed encoding with LFSRs and cellular automata , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[16]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[17]  Hans-Joachim Wunderlich,et al.  Pattern generation for a deterministic BIST scheme , 1995, ICCAD.

[18]  Nur A. Touba,et al.  Bit-fixing in pseudorandom sequences for scan BIST , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Bernard Courtois,et al.  Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers , 1992 .

[20]  Emmanouil Kalligeros,et al.  An efficient seeds selection method for LFSR-based test-per-clock BIST , 2002, Proceedings International Symposium on Quality Electronic Design.

[21]  Sy-Yen Kuo,et al.  Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Emmanouil Kalligeros,et al.  New reseeding technique for LFSR-based test pattern generation , 2001, Proceedings Seventh International On-Line Testing Workshop.

[23]  N. Touba.  Obtaining high fault coverage with circular BIST via state skipping , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[24]  Minesh B. Amin,et al.  Efficient compression and application of deterministic patterns in a logic BIST architecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[25]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[26]  Gundolf Kiefer,et al.  Bit-flipping BIST , 1996, Proceedings of International Conference on Computer Aided Design.

[27]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[28]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[29]  John A. Waicukauski,et al.  Two-dimensional test data decompressor for multiple scan designs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[30]  Krishnendu Chakrabarty,et al.  Built-in test pattern generation for high-performance circuits using twisted-ring counters , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[31]  Bernd Könemann.  “ Logic DFT and Test Resource Partitioning for 100 M Gate ASICs Part I : Current Chip-Level DFT Methology Overview , .

[32]  Ahmad A. Al-Yamani,et al.  BIST reseeding with very few seeds , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[33]  Nur A. Touba,et al.  An efficient test vector compression scheme using selective Huffman coding , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[34]  Emmanouil Kalligeros,et al.  On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST , 2002, J. Electron. Test..

[35]  Krishnendu Chakrabarty,et al.  Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[36]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .

[37]  D. Burek,et al.  Test data compression , 2003, IEEE Design & Test of Computers.

[38]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[39]  Nur A. Touba,et al.  Virtual scan chains: a means for reducing scan length in cores , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[40]  Nur A. Touba,et al.  Reducing test data volume using LFSR reseeding with seed compression , 2002, Proceedings. International Test Conference.

[41]  Krishnendu Chakrabarty,et al.  Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[42]  Emmanouil Kalligeros,et al.  A ROMless LFSR reseeding scheme for scan-based BIST , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[43]  Nur A. Touba,et al.  Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[44]  Emmanouil Kalligeros,et al.  A highly regular multi-phase reseeding technique for scan-based BIST , 2003, GLSVLSI '03.

[45]  Huaguo Liang,et al.  Two-dimensional test data compression for scan-based deterministic BIST , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[46]  Janusz Rajski,et al.  Automated synthesis of phase shifters for built-in self-testapplications , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[47]  Alex Orailoglu,et al.  Test volume and application time reduction through scan chain concealment , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).