Diagnosing CMOS bridging faults with stuck-at fault dictionaries

It is shown that the traditional approach to diagnosing stuck-at faults with fault dictionaries generated for stuck-at faults is not appropriate for diagnosing CMOS bridging faults. A novel technique for using stuck-at-fault dictionaries to diagnose bridging faults is described. Teradyne's LASAR was used to simulate bridging and stuck-at faults in a number of combinational circuits, including parity trees, multiplexers, and the 74ASCI181 4-b, 16-function ALU (arithmetic and logic unit). When the traditional technique was used, between 30%-50% of the bridging faults were mis-diagnosed, with the presence of a failure indicated on a fault-free node. In addition, as the stuck-at-fault diagnostic ability of a test increased, the bridging fault diagnostic ability decreased. By use of the new technique. over 92% of the bridging faults in the circuits used for this research were diagnosed correctly and less than 4% led to misleading diagnoses.<<ETX>>

[1]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[2]  Kenneth R. Bowden,et al.  The Modern Fault Dictionary , 1985, ITC.

[3]  D. C. King.  Diagnosis and reliable design of digital systems , 1977 .

[4]  Edward J. McCluskey,et al.  Test and Diagnosis Procedure for Digital Networks , 1971, Computer.

[5]  J. A. Waicukauski.  Diagnosis of BIST Failures by PPSFP simulation , 1987 .

[6]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[7]  Péter Fazekas,et al.  Electron beam tester integrated into a VLSI tester , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[8]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[9]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[10]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[11]  Francis M. Boland,et al.  Automatic location of IC design errors using an E-beam system , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[12]  Miron Abramovici.  A Maximal Resolution Guided-Probe Testing Algorithm , 1981, 18th Design Automation Conference.

[13]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[14]  Stephen Y. H. Su,et al.  A systematic technique for detecting and locating bridging and stuck-at faults in I/O pins of LSI/VLSI chips , 1987 .