Design and optimization of power/ground network for cell-based VLSIs with macro cells

This paper deals with the design and optimization of mesh-based power/ground network for cell-based VLSIs with macro cells. These macro cells absorb a lot of current, furthermore, the current that each pin of the macro cell absorbs is not known, which introduces a new problem to the design of power routing. This problem has not been discussed so far. In this paper, a new algorithm is presented to solve this problem. The algorithm includes 3 sub-algorithms: searching feasible solution, cutting branches and minimizing strap width. The algorithm has achieved the object of minimizing the area of power straps with high running speed.

[1]  Melvin A. Breuer,et al.  The Construction of Minimal Area Power and Ground Nets for VLSI Circuits , 1985, 22nd ACM/IEEE Design Automation Conference.

[2]  Ernest S. Kuh,et al.  Power and ground network topology optimization for cell based VLSIs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[3]  Hanif D. Sherali,et al.  Linear Programming and Network Flows , 1977 .

[4]  M. Breuer,et al.  Minimal area design of power/ground nets having graph topologies , 1987 .

[5]  Malgorzata Marek-Sadowska,et al.  Automatic Sizing of Power/Ground (P/G) Networks in VLSI , 1989, 26th ACM/IEEE Design Automation Conference.