A 28 GHz SiGe PLL for an 81–86 GHz E-band beam steering transmitter and an I/Q phase imbalance detection and compensation circuit

Abstract This paper presents two circuits, a complete 1.5 V 28 GHz SiGe beam steering PLL and a standalone 28 GHz QVCO with I/Q phase imbalance detection and compensation. The circuits were designed in a SiGe process with fT = 200 GHz. The PLL is intended to be used for beam steering in an 81–86 GHz E-band transmitter. Phase control is implemented by DC current injection at the output of a Gilbert architecture phase detector showing a simulated phase control sensitivity of 1.2°/µA over a range close to 180°. The simulations use layout parasitics for the QVCO, frequency divider, and phase detector, and an electromagnetic model for the QVCO inductors. The divider is implemented with four cascaded divide-by-two current-mode-logic blocks for a reference frequency of 1.75 GHz. For closed loop simulations of PLL noise and stability, the QVCO is represented with a behavior model with added phase noise. This simulation technique enabled faster simulation time of the PLL. The PLL in band phase noise at 1 MHz offset equals −115 dBc/Hz. Excluding output buffers, the entire PLL consumes 52 mW plus a minimum 7 mW from a variable high voltage supply required to extend the PLL locking range. The measured phase noise of the standalone QVCO equals −100 dBc/Hz at 1 MHz offset. Since E-band radio links utilize higher order QAM modulation, the bit-error rate is sensitive to I/Q phase error. In the measured standalone QVCO with I/Q phase imbalance detection and compensation, the error is detected in two cross coupled active mixers that have an output DC level proportional to the phase error. The error can then be eliminated adjusting the bias of four varactors connected to the QVCO outputs. The current consumption of the chip equals 14 mA from a 1.5 V supply and 57 mA from a 2.5 V supply dedicated to the detector and 28 GHz output measurement buffers.

[1]  Koji Tsutsumi,et al.  Low phase noise Ku-band PLL-IC with −104.5dBc/Hz at 10kHz offset using SiGe HBT ECL PFD , 2009, 2009 Asia Pacific Microwave Conference.

[2]  Kaixue Ma,et al.  A low power millimetre-wave VCO in 0.18 µm SiGe BiCMOS technology , 2012, 2012 IEEE Asia Pacific Conference on Circuits and Systems.

[3]  Kenneth S. Kundert,et al.  VCO jitter simulation and its comparison with measurement , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[4]  P. Heydari,et al.  A BiCMOS Dual-Band Millimeter-Wave Frequency Synthesizer for Automotive Radars , 2009, IEEE Journal of Solid-State Circuits.

[5]  Leonard MacEachern,et al.  A phase-frequency detector and a charge pump design for PLL applications , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  W. Simburger,et al.  110-GHz static frequency divider in SiGe bipolar technology , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[7]  Henrik Sjöland,et al.  A 28 GHz SiGe QVCO with an I/Q phase error detector for an 81–86 GHz E-band transceiver , 2014, 2014 International Symposium on Integrated Circuits (ISIC).

[8]  J. Wells,et al.  Faster than fiber: The future of multi-G/s wireless , 2009, IEEE Microwave Magazine.

[9]  Ali M. Niknejad,et al.  A W-Band Low-Noise PLL With a Fundamental VCO in SiGe for Millimeter-Wave Applications , 2014, IEEE Transactions on Microwave Theory and Techniques.

[10]  Johan Wernehag,et al.  A 28 GHz SiGe QVCO and divider for an 81–86 GHz E-band beam steering transmitter PLL , 2014, 2014 NORCHIP.

[11]  H. Sjoland,et al.  A PLL based 12GHz LO generator with digital phase control in 90nm CMOS , 2009, 2009 Asia Pacific Microwave Conference.

[12]  V.T. Vakili,et al.  Analytical BER Performance of M-QAM-OFDM Systems in the Presence of IQ Imbalance , 2007, 2007 IFIP International Conference on Wireless and Optical Communications Networks.

[13]  Andreas Axholt,et al.  A 60 GHz receiver front-end with PLL based phase controlled LO generation for phased-arrays , 2011, Asia-Pacific Microwave Conference 2011.

[14]  Gang Liu,et al.  A 64–84-GHz PLL With Low Phase Noise in an 80-GHz SiGe HBT Technology , 2012, IEEE Transactions on Microwave Theory and Techniques.

[15]  S.P. Voinigescu,et al.  Low-Power, Low-Phase Noise SiGe HBT Static Frequency Divider Topologies up to 100 GHz , 2006, 2006 Bipolar/BiCMOS Circuits and Technology Meeting.

[16]  H. Sjoland,et al.  A 24-GHz LC-QVCO in 130-nm CMOS using 4-bit switched tuning , 2008, 2008 International Conference on Microelectronics.

[17]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[18]  Kuei-Ann Wen,et al.  A Mismatch Compensation Circuit for CMOS Quadrature VCO Phase Error , 2007, 2007 International Symposium on Signals, Systems and Electronics.

[19]  M. Tiebout,et al.  A K-band SiGe bipolar VCO with transformer-coupled varactor for backhaul links , 2013, 2013 IEEE 13th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[20]  P. Wambacq,et al.  A 52 GHz Phased-Array Receiver Front-End in 90 nm Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[21]  Andreas Trasser,et al.  A PLL with ultra low phase noise for millimeter wave applications , 2010, The 40th European Microwave Conference.

[22]  William F. Egan,et al.  Frequency synthesis by phase lock , 1981 .