A 0.46V-1.1V Transition-Detector with In-Situ Timing-Error Detection and Correction Based on Pulsed-Latch Design in AES Accelerator
暂无分享,去创建一个
Longxing Shi | Weiwei Shan | Jun Yang | Jiaming Xu | Yiming Xiang | Xinchao Shang | Minyi Lu | Jun Yang | Longxing Shi | Weiwei Shan | Jiaming Xu | Minyi Lu | Xinchao Shang | Yiming Xiang
[1] Dennis Sylvester,et al. Razor-Lite: A Light-Weight Register for Error Detection by Observing Virtual Supply Rails , 2014, IEEE Journal of Solid-State Circuits.
[2] K.A. Bowman,et al. Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance , 2009, IEEE Journal of Solid-State Circuits.
[3] Wim Dehaene,et al. Margin Elimination Through Timing Error Detection in a Near-Threshold Enabled 32-bit Microcontroller in 40-nm CMOS , 2018, IEEE Journal of Solid-State Circuits.
[4] Shidhartha Das,et al. A low-power 1GHz razor FIR accelerator with time-borrow tracking pipeline and approximate error correction in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[5] David M. Bull,et al. RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.
[6] David Blaauw,et al. iRazor: Current-Based Error Detection and Correction Scheme for PVT Variation in 40-nm ARM Cortex-R4 Processor , 2018, IEEE Journal of Solid-State Circuits.
[7] Longxing Shi,et al. A 0.44V-1.1V 9-transistor transition-detector and half-path error detection technique for low power applications , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[8] Mingoo Seok,et al. Variation-Tolerant, Ultra-Low-Voltage Microprocessor With a Low-Overhead, Within-a-Cycle In-Situ Timing-Error Detection and Correction Technique , 2015, IEEE Journal of Solid-State Circuits.
[9] Paolo A. Aseron,et al. A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance , 2011, IEEE Journal of Solid-State Circuits.