A High Performance Current Latch Sense Amplifier with Vertical MOSFET
暂无分享，去创建一个
[1] Tetsuo Endoh,et al. Scalability of Vertical MOSFETs in Sub-10 nm Generation and Its Mechanism , 2008, IEICE Trans. Electron..
[2] T. Nirschl,et al. Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.
[3] B. Wicht,et al. A 1.5V 1.7ns 4k /spl times/ 32 SRAM with a fully-differential auto-power-down current sense amplifier , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[4] Ron Ho,et al. Low-power SRAM design using half-swing pulse-mode techniques , 1998, IEEE J. Solid State Circuits.
[5] Fujio Masuoka,et al. An Analytic Steady-State Current-Voltage Characteristics of Short Channel Fully-Depleted Surrounding Gate Transistor (FD-SGT) , 1997 .
[6] Yukihiro Fujimoto,et al. A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .
[7] Behzad Razavi,et al. Design techniques for high-speed, high-resolution comparators , 1992 .
[8] Fumio Horiguchi,et al. Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits , 1991 .
[9] Fumio Horiguchi,et al. High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.