Application - specific NoC platform design based on System Level Optimization

Nowadays, embedded consumer devices execute complex network and multimedia applications that require high performance and low power consumption. Moreover, network-on-chip (NoC) has been proposed as new paradigm for SoC interconnection. For implementing complex applications on NoC platforms, embedded systems require high abstraction level optimizations. To achieve such optimizations, a flexible NoC simulator is needed that provides the essential evaluation metrics. In this paper, we present a new tool based on the Nostrum NoC simulator. We show that it is possible with the evaluation metrics obtained by this simulator to perform optimizations in dynamic network and multimedia applications at the system level. Based on the system level transformations and the new tool we developed, we design application-specific NoC platforms

[1]  Francky Catthoor,et al.  Design of Energy Efficient Wireless Networks Using Dynamic Data Type Refinement Methodology , 2004, WWIC.

[2]  Radu Marculescu,et al.  Communication and task scheduling of application-specific networks-on-chip , 2005 .

[3]  Tapani Ahonen,et al.  Topology optimization for application-specific networks-on-chip , 2004, SLIP '04.

[4]  Luca Benini,et al.  Packetized on-chip interconnect communication analysis for MPSoC , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[5]  Abhay Parekh,et al.  A generalized processor sharing approach to flow control in integrated services networks: the single-node case , 1993, TNET.

[6]  Erik Brockmeyer,et al.  Data and memory optimization techniques for embedded systems , 2001, TODE.

[7]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[8]  Abhay Parekh,et al.  A generalized processor sharing approach to flow control in integrated services networks-the single node case , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.

[9]  Axel Jantsch,et al.  The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..

[10]  Francky Catthoor,et al.  Dynamic data type refinement methodology for systematic performance-energy design exploration of network applications , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[11]  Krishnan Srinivasan,et al.  An automated technique for topology and route generation of application specific on-chip interconnection networks , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..