Intermodule protocol for register transfer level modules: representation and analytic tools

A distinguishing feature of modular design from ad hoc design is the establishment of an intermodule protocol to which all modules adhere. The problem of representing and analyzing intermodule protocol for the control portion of register transfer level systems is outlined. An introduction to two existing graph models of computation indicates that existing register transfer level module sets are representable by various "token flow" models. A single model that is capable of representing the token flow models and some of its analytical properties are illustrated by example. Finally, three examples of deadlocks in existing modules sets are presented. These deadlocks were uncovered by the analytic properties of the new model. One example is due to incorrect interconnection of modules at the user level. The other two illustrate incorrect signaling conventions between modules necessitating a redesign of some modules.

[1]  Samuel H. Fuller,et al.  Some observations on semiconductor technology and the architecture of large digital modules , 1973, Computer.

[2]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[3]  Peter Williams,et al.  The Description and Use of Register-Transfer Modules (RTM's)® , 1972, IEEE Transactions on Computers.

[4]  Robert M. Keller,et al.  ANALYSIS OF IMPLEMENTATION ERRORS IN DIGITAL COMPUTING SYSTEMS , 1968 .

[5]  J. E. Rodrigues,et al.  A GRAPH MODEL FOR PARALLEL COMPUTATIONS , 1969 .

[6]  Kim Peter Gostelow,et al.  Flow of control, resource allocation, and the proper termination of programs , 1971 .

[7]  Richard M. Karp,et al.  Parallel Program Schemata: A Mathematical Model for Parallel Computation , 1967, SWAT.

[8]  Richard M. Karp,et al.  Parallel Program Schemata , 1969, J. Comput. Syst. Sci..

[9]  Donald R. Slutz,et al.  The flow graph schemata model of parallel computation , 1968 .

[10]  Jack B. Dennis.  Modular, asynchronous control structures for a high performance processor , 1970 .

[11]  Michel Hack,et al.  ANALYSIS OF PRODUCTION SCHEMATA BY PETRI NETS , 1972 .

[12]  N. S. Barnett,et al.  Private communication , 1969 .

[13]  Jean-Loup Baer,et al.  A Survey of Some Theoretical Aspects of Multiprocessing , 1973, CSUR.

[14]  Wing Hing Huen.  A unifying notation and analysis of modular register-transfer (rt) control. , 1974 .

[15]  R. Karp,et al.  Properties of a model for parallel computations: determinacy , 1966 .

[16]  Duane Albert Adams,et al.  A computation model with data flow sequencing , 1968 .

[17]  Yaohan Chu,et al.  Computer organization and microprogramming , 1972 .

[18]  Melvin E. Conway,et al.  A multiprocessor system design , 1899, AFIPS '63 (Fall).

[19]  Wesley A. Clark.  Macromodular computer systems , 1967, AFIPS '67 (Spring).

[20]  D. L. Parnas,et al.  On the criteria to be used in decomposing systems into modules , 1972, Software Pioneers.