论文信息 - Gate double patterning strategies for 10-nm node FinFET devices

Gate double patterning strategies for 10-nm node FinFET devices

Abstract. Amorphous silicon (a-Si) gates with a length of 20 nm have been obtained in a “line & cut” double patterning process. The first pattern was printed with extreme ultraviolet photoresist (PR) and had a critical dimension (CD) close to 30 nm, which imposed a triple challenge on the etch: limited PR budget, high line width roughness, and significant CD reduction. Combining a plasma pre-etch treatment of the PR with the etch of the appropriate hard mask underneath successfully addressed the two former challenges, while the latter one was overcome by spreading the CD reduction on the successive layers of the stack.

[1] Evangelos Gogolides,et al. Toward a complete description of linewidth roughness: a comparison of different methods for vertical and spatial LER and LWR analysis and CD variation , 2004, SPIE Advanced Lithography.

[2] Alessandro Vaglio Pret,et al. Dry etching challenges for patterning smooth lines: LWR reduction of extreme ultra violet photo resist , 2012, Advanced Lithography.

[3] Asif Mehmood,et al. Blind separation of human- and horse-footstep signatures using independent component analysis , 2012, Defense, Security, and Sensing.

[4] Hubert Hody,et al. Double patterning with dual hard mask for 28-nm node devices and below , 2013 .

[5] D. Graves,et al. Plasma-polymer interactions: A review of progress in understanding polymer resist mask durability during plasma etching for nanoscale fabrication , 2011 .

[6] Haiyang Zhang,et al. Gate Line Width Roughness Control for Advanced Logic Technologies , 2012 .

[7] Olivier Joubert,et al. HBr Plasma Treatment Versus VUV Light Treatment to Improve 193 nm Photoresist Pattern Linewidth Roughness , 2011 .

[8] Yayi Wei,et al. Advanced Processes for 193-nm Immersion Lithography , 2009 .

[9] Stefan De Gendt,et al. Line edge and width roughness smoothing by plasma treatment , 2014 .