Variability Analysis of Stochastic Parameters on the Electrical Performance of On-Chip Current-Mode Interconnect System

ABSTRACT Current-mode signalling scheme is one of the prominent solutions for high-speed and high data rate communication in global on-chip interconnects. Advancements in nanofabrication processes and housing of billions of transistors on a single silicon chip have made process-induced variations in transistors and interconnects quite significant. Analysis of parameter variations has become an important step in predicting the reliability and addressing various electronic circuit design issues in nanoscale regimes. The present paper evaluates the stochastic parameters variability on the electrical performance of on-chip current-mode interconnect system. Both transistor and interconnect variability effects are analyzed. Interconnect is modelled by an equivalent distributed line model and is driven by a current-mode driver. The impact of variability is assessed via parametric, process corner and Monte–Carlo analyses. The variability analysis is carried out for single as well as coupled 2-Line, 3-Line and 5-Line interconnect structures. Furthermore, the impact of individual process parameter variability in current-mode interconnect system has been investigated using statistical techniques namely Taguchi design of simulation scheme, ANOVA and Rank table.

[1]  T. Skotnicki,et al.  An Evaluation of the CMOS Technology Roadmap From the Point of View of Variability, Interconnects, and Power Dissipation , 2008, IEEE Transactions on Electron Devices.

[2]  Yash Agrawal,et al.  Design and analysis of efficient multilevel receiver for current mode interconnect system , 2014, 2014 IEEE Students' Conference on Electrical, Electronics and Computer Science.

[3]  Wayne P. Burleson,et al.  Robust multi-level current-mode on-chip interconnect signaling in the presence of process variations , 2005, Sixth international symposium on quality electronic design (isqed'05).

[4]  Emre Salman,et al.  High Performance Integrated Circuit Design , 2012 .

[5]  Hannu Tenhunen,et al.  Modeling of Energy Dissipation in RLC Current-Mode Signaling , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  R. P. Agarwal,et al.  Performance Controlling Parameters of Voltage-Scaled Repeaters for Long Interconnections , 2005 .

[7]  杨银堂,et al.  Fast statistical delay evaluation of RC interconnect in the presence of process variations , 2010 .

[8]  G. Patounakis,et al.  Pulsed current-mode signaling for nearly speed-of-light intrachip communication , 2006, IEEE Journal of Solid-State Circuits.

[9]  Bo Zhai,et al.  A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM , 2008, IEEE Journal of Solid-State Circuits.

[10]  Fei Yuan,et al.  CMOS Current-Mode Circuits for Data Communications (Analog Circuits and Signal Processing) , 2006 .

[11]  Yash Agrawal,et al.  Crosstalk Analysis of Current-Mode Signalling-Coupled RLC Interconnects Using FDTD Technique , 2016 .

[12]  Rohit Dhiman,et al.  Compact Models and Performance Investigations for Subthreshold Interconnects , 2014 .

[13]  Abla O. Hariri,et al.  EM-Taguchi Module for Characterization of WAD , 2015, IEEE Transactions on Magnetics.

[14]  Yash Agrawal,et al.  High-performance Current Mode Receiver Design for On-chip VLSI Interconnects , 2015 .

[15]  Timothy A. Brunner,et al.  Impact of lens aberrations on optical lithography , 1997, IBM J. Res. Dev..

[16]  P. Stolk,et al.  Modeling statistical dopant fluctuations in MOS transistors , 1998 .

[17]  S. Tuuna,et al.  Analysis of Crosstalk and Process Variations Effects on On-Chip Interconnects , 2006, 2006 International Symposium on System-on-Chip.

[18]  Alfred K. K. Wong,et al.  The mask error factor in optical lithography , 2000 .

[19]  Brajesh Kumar Kaushik,et al.  Process-Induced Delay Variation in SWCNT, MWCNT, and Mixed CNT Interconnects , 2015 .

[20]  Siddhartha,et al.  Mechanical and dry sliding wear characterization of short glass fiber reinforced polyester-based homogeneous and their functionally graded composite materials , 2015 .

[21]  Massimo Alioto,et al.  Analysis and Characterization of Variability in Subthreshold Source-Coupled Logic Circuits , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Rizwan Bashirullah.  Reduced delay sensitivity to process induced variability in current sensing interconnects , 2006 .

[23]  Chao-Ton Su,et al.  Optimization of the Cu wire bonding process for IC assembly using Taguchi methods , 2011, Microelectron. Reliab..

[24]  Kyeong-Jae Lee,et al.  Low-Swing Signaling on Monolithically Integrated Global Graphene Interconnects , 2010, IEEE Transactions on Electron Devices.

[25]  Wen-Yan Yin,et al.  Comparative Study on Multilayer Graphene Nanoribbon (MLGNR) Interconnects , 2014, IEEE Transactions on Electromagnetic Compatibility.

[26]  Brajesh Kumar Kaushik,et al.  Delay uncertainty in MLGNR interconnects under process induced variations of width, doping, dielectric thickness and mean free path , 2014 .

[27]  Wentai Liu,et al.  Current-mode signaling in deep submicrometer global interconnects , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[28]  Timothy D. Drysdale,et al.  Capacitance variability of short range interconnects , 2008 .

[29]  Sung-Mo Kang,et al.  CMOS digital integrated circuits , 1995 .

[30]  Vikas Mehrotra,et al.  Modeling the effects of systematic process variation of circuit performance , 2001 .

[31]  Brajesh Kumar Kaushik,et al.  An Accurate FDTD Model for Crosstalk Analysis of CMOS-Gate-Driven Coupled RLC Interconnects , 2014, IEEE Transactions on Electromagnetic Compatibility.

[32]  Yang Yintang,et al.  Fast statistical delay evaluation of RC interconnect in the presence of process variations , 2010 .

[33]  Maryam Shojaei Baghini,et al.  A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[34]  Hafizur Rahaman,et al.  Modeling and Analysis of Crosstalk Induced Effects in Multiwalled Carbon Nanotube Bundle Interconnects: An ABCD Parameter-Based Approach , 2015, IEEE Transactions on Nanotechnology.

[35]  James Tschanz,et al.  Impact of Parameter Variations on Circuits and Microarchitecture , 2006, IEEE Micro.