SOI MOSFET design for all-dimensional scaling with short channel, narrow width and ultra-thin films
暂无分享,去创建一个
Mansun Chan | Ping Keung Ko | Chenming Hu | Samel K. H. Fung | K. Y. Hui | C. Hu | P. Ko | M. Chan | K. Hui | S.K.H. Fung
[1] J. Sim,et al. An analytical back-gate bias effect model for ultrathin SOI CMOS devices , 1993 .
[2] Jerry G. Fossum,et al. Current-drive enhancement limited by carrier velocity saturation in deep-submicrometer fully depleted SOI MOSFETs , 1993 .
[3] F. Assaderaghi,et al. Recessed-channel structure for fabricating ultrathin SOI MOSFET with low series resistance , 1994, IEEE Electron Device Letters.
[4] Chenming Hu,et al. An AC conductance technique for measuring self-heating in SOI MOSFET's , 1995, IEEE Electron Device Letters.