PRO: A periodical reset optimized page migration scheme for hybrid memory system

Abstract Due to its attractive characteristics, phase change memory (PCM) has emerged as a promising candidate to be used in main memory of embedded systems in the future. However, the write endurance problem has restricted its application in practical. Discussions regarding on hybrid memory page replacement mechanism have dominated research in recent years. Most existing schemes lack the detection for the locality regulations of memory access and do not take migration efficiency into consideration. In this paper, we rethink data access features and conduct further research on inter-reference distance to exploit the locality regulations of workloads in embedded systems. Then, propose a novel page migration scheme, Periodical Reset Optimized Page Migration Scheme (PRO), which is a hardware-software coordination algorithm. PRO largely reduces the number of write operations in PCM with limited swap operations. Meanwhile, it reduces the write operations by an average of 88.75% and decreases the average access time by an average 11.47% compared with the typical migration schemes.

[1]  Marc Snir,et al.  On the Theory of Spatial and Temporal Locality , 2005 .

[2]  Wei-Che Tseng,et al.  Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Jinxiang Wang,et al.  WIRD: An Efficiency Migration Scheme in Hybrid DRAM and PCM Main Memory for Image Processing Applications , 2019, IEEE Access.

[4]  Ricardo Bianchini,et al.  Page placement in hybrid memory systems , 2011, ICS '11.

[5]  Onur Mutlu,et al.  Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.

[6]  Nimrod Megiddo,et al.  Outperforming LRU with an adaptive replacement cache algorithm , 2004, Computer.

[7]  Hyokyung Bahn,et al.  Page Replacement Algorithms for NAND Flash Memory Storages , 2007, ICCSA.

[8]  Wei-Kuan Shih,et al.  Efficient Warranty-Aware Wear Leveling for Embedded Systems With PCM Main Memory , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[10]  Yutao Zhong,et al.  Predicting whole-program locality through reuse distance analysis , 2003, PLDI.

[11]  Alfred V. Aho,et al.  Principles of Optimal Page Replacement , 1971, J. ACM.

[12]  Hyokyung Bahn,et al.  Characterizing Memory Write References for Efficient Management of Hybrid PCM and DRAM Memory , 2011, 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems.

[13]  Tajana Simunic,et al.  PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[14]  Song Jiang,et al.  LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance , 2002, SIGMETRICS '02.

[15]  Virgílio A. F. Almeida,et al.  Characterizing reference locality in the WWW , 1996, Fourth International Conference on Parallel and Distributed Information Systems.

[16]  Edwin Hsing-Mean Sha,et al.  Refinery swap: An efficient swap mechanism for hybrid DRAM-NVM systems , 2017, Future Gener. Comput. Syst..

[17]  Jun Yang,et al.  A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.

[18]  Tao Zhang,et al.  NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems , 2015, IEEE Computer Architecture Letters.

[19]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[20]  Vijayalakshmi Srinivasan,et al.  Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.

[21]  Wen-mei W. Hwu,et al.  Run-time spatial locality detection and optimization , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[22]  Minho Lee,et al.  M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture , 2015, SAC.

[23]  Azer Bestavros,et al.  GreedyDual* Web caching algorithm: exploiting the two sources of temporal locality in Web request streams , 2001, Comput. Commun..

[24]  Alaa R. Alameldeen,et al.  Transparent Hardware Management of Stacked DRAM as Part of Memory , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.

[25]  Hyokyung Bahn,et al.  CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures , 2014, IEEE Transactions on Computers.

[26]  Lin Li,et al.  Energy-aware page replacement and consistency guarantee for hybrid NVM-DRAM memory systems , 2018, J. Syst. Archit..

[27]  K. Gopalakrishnan,et al.  Phase change memory technology , 2010, 1001.1164.

[28]  Gerhard Weikum,et al.  The LRU-K page replacement algorithm for database disk buffering , 1993, SIGMOD Conference.

[29]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[30]  Sungho Kim,et al.  Adaptive-Classification CLOCK: Page replacement policy based on read/write access pattern for hybrid DRAM and PCM main memory , 2018, Microprocess. Microsystems.