Capturing device mismatch in analog and mixed-signal designs

As feature size goes below 70 nm, process variation introduced device mismatch may cause over 40% performance variations and circuit failures especially for analog/mixed-signal designs. The location dependent correlations among devices and the large number of devices in some practical designs make it difficult to predict performance corners accurately and efficiently. This paper aims to provide an overview of possible methodologies and approaches that model and analyze device mismatch. In particular, the paper describes a new finite point device modeling technique that can speed up the analysis procedure, a new parametric reduction method and a novel Chebyshev Affine Arithmetic (CAA) based performance bound estimation approach.

[1]  Yu Cao,et al.  Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[2]  Min Chen,et al.  Fast Statistical Circuit Analysis with Finite-Point Based Transistor Model , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Ker-Chau Li,et al.  Slicing Regression: A Link-Free Regression Method , 1991 .

[4]  Costas J. Spanos,et al.  Modeling within-die spatial correlation effects for process-design co-optimization , 2005, Sixth international symposium on quality electronic design (isqed'05).

[5]  A. Mitev,et al.  Parameter Reduction for Variability Analysis by Slice Inverse Regression (SIR) Method , 2007 .

[6]  Heng-Hui Lue,et al.  Principal Hessian Directions for regression with measurement error , 2004 .

[7]  Min Chen,et al.  Fast statistical circuit analysis with finite-point based transistor model , 2007 .

[8]  Jun Li,et al.  Chebyshev affine arithmetic based parametric yield prediction under limited descriptions of uncertainty , 2008, ASP-DAC 2008.

[9]  Efstathia Bura,et al.  Moment-based dimension reduction for multivariate response regression , 2006 .

[10]  Ker-Chau Li,et al.  Sliced Inverse Regression for Dimension Reduction , 1991 .

[11]  Giorgio Biagetti,et al.  SiSMA-a tool for efficient analysis of analog CMOS integrated circuits affected by device mismatch , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Zhuo Feng,et al.  Performance-Oriented Statistical Parameter Reduction of Parameterized Systems via Reduced Rank Regression , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[13]  Ker-Chau Li.  Sliced inverse regression for dimension reduction (with discussion) , 1991 .

[14]  C. Stein.  Estimation of the Mean of a Multivariate Normal Distribution , 1981 .

[15]  C. C. McAndrew,et al.  Understanding MOSFET mismatch for analog design , 2003 .