A simple second-order digital phase-locked loop.
暂无分享,去创建一个
A simple second-order digital phase-locked loop has been designed for the Viking Orbiter 1975 command system. Excluding analog-to-digital conversion, implementation of the loop requires only an adder/subtracter, two registers, and a correctable counter with control logic. The loop considers only the polarity of phase error and corrects system clocks according to a filtered sequence of this polarity. The loop is insensitive to input gain variation, and therefore offers the advantage of stable performance over long life. Predictable performance is guaranteed by extreme reliability of acquisition, yet in the steady state the loop produces only a slight degradation with respect to analog loop performance. Analytical predictions and experimental performance are given in the following for both acquisition behavior and steady state phase error.
[1] R. C. Tausworthe,et al. Theory and Practical Design of Phase-locked Receivers, Volume I , 1966 .