Single‐ended half‐select disturb‐free 11T static random access memory cell for reliable and low power applications

[1]  Hong Zhu,et al.  A Comprehensive Comparison of Data Stability Enhancement Techniques With Novel Nanoscale SRAM Cells Under Parameter Fluctuations , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Zhi-Hui Kong,et al.  An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Mohd. Hasan,et al.  Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Hao-I Yang,et al.  A 40 nm 512 kb Cross-Point 8 T Pipeline SRAM With Binary Word-Line Boosting Control, Ripple Bit-Line and Adaptive Data-Aware Write-Assist , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Kari Halonen,et al.  A write‐improved low‐power 12T SRAM cell for wearable wireless sensor nodes , 2018, Int. J. Circuit Theory Appl..

[7]  Rohit Lorenzo,et al.  Single bit-line 11T SRAM cell for low power and improved stability , 2020, IET Comput. Digit. Tech..

[8]  Volkan Kursun,et al.  Low power and robust 7T dual-Vt SRAM circuit , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[9]  Jeren Samandari-Rad,et al.  Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield , 2014, IEEE Access.

[10]  Mohd. Hasan,et al.  Low Leakage Fully Half-Select-Free Robust SRAM Cells With BTI Reliability Analysis , 2018, IEEE Transactions on Device and Materials Reliability.

[11]  Volkan Kursun,et al.  Low power and robust memory circuits with asymmetrical ground gating , 2016, Microelectron. J..

[12]  Wing-Hung Ki,et al.  Characterization of Half-Select Free Write Assist 9T SRAM Cell , 2019, IEEE Transactions on Electron Devices.

[13]  Wing-Hung Ki,et al.  A highly stable reliable SRAM cell design for low power applications , 2020 .

[14]  Ming-Hsien Tu,et al.  40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Rajiv V. Joshi,et al.  A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Mohd. Hasan,et al.  Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory , 2017, Microelectron. J..

[17]  Soumitra Pal,et al.  9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue , 2016, IEEE Transactions on Device and Materials Reliability.

[18]  Jongsun Park,et al.  Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  A.P. Chandrakasan,et al.  Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits , 2008, IEEE Transactions on Electron Devices.

[20]  Ming-Hsien Tu,et al.  8T Single-ended sub-threshold SRAM with cross-point data-aware write operation , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[21]  Jun Zhou,et al.  Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Pinaki Mazumder,et al.  A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS , 2017, Integr..

[23]  Soumitra Pal,et al.  Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications , 2019, IET Circuits Devices Syst..

[24]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[25]  M. Gholipour,et al.  A variation-aware design for storage cells using Schottky-barrier-type GNRFETs , 2020 .

[26]  Wing-Hung Ki,et al.  Half-Select-Free Low-Power Dynamic Loop-Cutting Write Assist SRAM Cell for Space Applications , 2020, IEEE Transactions on Electron Devices.

[27]  Chien-Yu Lu,et al.  A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.

[28]  Sied Mehdi Fakhraie,et al.  A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  Behzad Zeinali,et al.  Low‐leakage sub‐threshold 9 T‐SRAM cell in 14‐nm FinFET technology , 2017, Int. J. Circuit Theory Appl..

[30]  R. S. Gamad,et al.  A data-aware write-assist 10T SRAM cell with bit-interleaving capability , 2018, Turkish J. Electr. Eng. Comput. Sci..

[31]  M. Hasan,et al.  Leakage Characterization of 10T SRAM Cell , 2012, IEEE Transactions on Electron Devices.

[32]  Bipin Chandra Mandi,et al.  Design and statistical analysis of low power and high speed 10T static random access memory cell , 2020, Int. J. Circuit Theory Appl..

[33]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[34]  Swarup Bhunia,et al.  Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache , 2011, IEEE Transactions on Computers.

[35]  Ching-Te Chuang,et al.  Low-Power Multiport SRAM With Cross-Point Write Word-Lines, Shared Write Bit-Lines, and Shared Write Row-Access Transistors , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[36]  S. Chouhan,et al.  A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications , 2018, Analog Integrated Circuits and Signal Processing.

[37]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[38]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.