Optimal reconfiguration of WSI multipipeline arrays

This paper presents a new algorithm for reconfiguring WSI multipipeline arrays in the presence of faults in links, processing elements (PE's) and switching elements (SE's). Using a fault model in which a PE and link can be either fault free or faulty and a SE is modeled by relating its switching capabilities to its status and the status of the connecting links, it is proved that an algorithm which maximizes the number of reconfigured pipelines (optimality) is possible in an execution complexity lower than a previous algorithm based on a maximum flow approach. The proposed approach is based on a greedy algorithm with an execution complexity of O(n/spl times/m), where n is the number of stages (or columns) of the array and m is the number of PE's in a stage.<<ETX>>

[1]  T.E. Mangir,et al.  Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I—Sources of failures and yield improvement for VLSI , 1984, Proceedings of the IEEE.

[2]  Mi Lu,et al.  On the optimal reconfiguration of multipipeline arrays in the presence of faulty processing and switching elements , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Miroslaw Malek,et al.  FAULT DIAGNOSIS OF SWITCHES IN WAFER-SCALE ARRAYS. , 1986 .

[4]  Mariagiovanna Sami,et al.  Fault Tolerance Techniques for Array Structures Used in Supercomputing , 1986, Computer.

[5]  D. Patterson,et al.  Wafer scale integration , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Y.-H. Choi.  Reconfigurable VLSI/WSI multipipelines , 1991, Parallel Comput..

[7]  T.E. Mangir.  Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part II—Restructurable interconnects for RVLSI and WSI , 1984, Proceedings of the IEEE.

[8]  Fabrizio Lombardi,et al.  Approach for the reconfiguration of multipipeline arrays , 1991 .

[9]  Robert E. Tarjan,et al.  Data structures and network algorithms , 1983, CBMS-NSF regional conference series in applied mathematics.

[10]  José A. B. Fortes,et al.  A taxonomy of reconfiguration techniques for fault-tolerant processor arrays , 1990, Computer.

[11]  Ming-Feng Chang,et al.  Harvest rate of reconfigurable pipelines , 1991, [Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems.