A floating-gate MOSFET D/A converter

The inherent capability of floating-gate MOS transistors, of performing addition of weighted input signals, can be exploited to realize single D/A converter architectures. A single floating-gate MOS device can be used as a D/A converter. Its precision for large number of bits is, however, poor. A parallel D/A architecture using floating-gate MOS transistors is proposed. This architecture is very simple but provides better precision than the single transistor D/A converter. An 8-bit D/A converter is presented and simulated to demonstrate the functionality.

[1]  Chee Yee Kwok,et al.  A large-input-dynamic-range multi-input floating-gate MOS four-quadrant analog multiplier , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Martin A. Brooke,et al.  Low control voltage programming of floating gate MOSFETs and applications , 1994 .

[3]  Andreas G. Andreou,et al.  The multiple input floating gate MOS differential amplifier: an analog computational building-block , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[4]  M.A. Brooke,et al.  A floating-gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process , 1991, IEEE Electron Device Letters.

[5]  Bing J. Sheu,et al.  Analog floating-gate synapses for general-purpose VLSI neural computation , 1991 .

[6]  W. Guggenbuhl,et al.  An analog trimming circuit based on a floating-gate device , 1988 .

[7]  Chong-Gun Yu,et al.  Very low voltage operational amplifiers using floating gate MOS transistor , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[8]  J. Ramirez-Angulo,et al.  Modeling multiple-input floating-gate transistors for analog signal processing , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[9]  L. Carley,et al.  Trimming analog circuits using floating-gate analog MOS memory , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[10]  Kamran Azadet,et al.  The design of CMOS transconductor for high frequency continuous-time filter applications , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[11]  Jaime Ramirez-Angulo,et al.  Low-voltage circuits building blocks using multiple-input floating-gate transistors , 1995 .

[12]  Yoshihito Amemiya,et al.  A floating-gate analog memory device for neural networks , 1993 .

[13]  Tadashi Shibata,et al.  A neuron-MOS neural network using self-learning-compatible synapse circuits , 1995, IEEE J. Solid State Circuits.

[14]  M. Lanzoni,et al.  A novel approach to controlled programming of tunnel-based floating-gate MOSFETs , 1994 .

[15]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .