30-ps 7.5-GHz GaAs MESFET macrocell array

An ECL-compatible GaAs 250-gate macrocell array has been successfully designed and fabricated using a three-level series gate low-power source-coupled FET logic (LSCFL) and a newly developed 0.4- mu m-gate self-aligned MESFET process. The unloaded propagation delay time was 30 ps/gate at a 2.4-mW/gate power dissipation. The loaded delay time with fan-out=3 and a 2-mm line length was as fast as 74 ps. The flip-flop toggle frequency was 7.5 GHz. A 2*2 asynchronous transfer mode (ATM) switch circuit was constructed on the macrocell array, and a maximum operation frequency of 2 GHz was achieved. >

[1]  T. Terada,et al.  A 42ps 2K-gate GaAs gate array , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  T. Takada,et al.  A 2Gb/s throughput GaAs digital time switch LSI using LSCFL , 1985, IEEE Transactions on Electron Devices.

[3]  H. Hirayama,et al.  A CML compatible GaAs gate array , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  M. Ino,et al.  A Sub-nanosecond GaAs 8b ALU by LSCFL , 1986 .

[5]  Takatomo Enoki,et al.  Above 10 GHz frequency dividers with GaAs advanced saint and air-bridge technology , 1986 .

[6]  T. Terada,et al.  A 6 K-gate GaAs gate array with a new large-noise-margin SLCF circuit , 1987 .

[7]  S. Konaka,et al.  43-ps 5.2-GHz macrocell array LSIs , 1988 .

[8]  Andrzej Peczalski,et al.  A 6 K GaAs gate array with fully functional LSI personalization , 1988 .

[9]  Kazuo Hagimoto,et al.  Above 8-Gb/s GaAs monolithic flip-flop ICs for very high-speed optical transmission systems , 1988, 10th Annual IEEE (GaAs IC) Symposium, Gallium Arsenide Integrated Circuit. Technical Digest 1988..

[10]  B. Larkins,et al.  13000 gate ECL compatible GaAs gate array , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.