Coupled modeling of time-dependent full-chip heating and quantum non-isothermal device operation

A method for predicting full chip temperature heating resulting from device operation is presented. The method couples distributed device simulation with lumped thermal analysis. Predictions show sixty degree Kelvin temperature increases for 0.5 cm IC's. A method for reducing chip temperature is also presented.

[1]  Gerhard K. M. Wachutka,et al.  Nonisothermal device simulation using the 2D numerical process/device simulator TRENDY and application to SOI-devices , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  P.P. Gelsinger,et al.  Microprocessors for the new millennium: Challenges, opportunities, and new frontiers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[3]  David J. Allstot,et al.  CMOS continuous-time current-mode filters for high-frequency applications , 1993 .