Analog/RF Performance of Multichannel SOI MOSFET

In this paper, for the first time, we present a detailed RF experimental and simulation study of a 3-D multichannel SOI MOSFET (MCFET). Being different from the conventional planar technology, the MCFET features a total of three self-aligned TiN/HfO2 gate stacks fabricated on top of each other, allowing current to flow through the three undoped ultrathinned silicon bodies (UTBs). In other words, the operation of the MCFET is theoretically based on two UTB double-gate SOIs and a single-gate UTB fully depleted SOI (FDSOI) at the bottom. Using on-wafer S-parameters, the RF/analog figures-of-merit of an MCFET with a gate length of 50 nm are extracted and discussed. Thanks to the enormous transconductance (gm) and very low output conductance, the RF/analog performances of MCFET-voltage gain (A VI) and early voltage (V EA) are superior compared with that of the single-gate UTB-FDSOI. However, these advantages diminish in terms of transition frequency (fT), due to the large total input gate capacitances (C GG). This inspires the introduction of spacer engineering in MCFET, aiming at improving both C GG and fT. The sensitivity of the spacer length to the RF/analog performances is experimentally analyzed, and the performance optimization is validated using ac simulation. This paper concludes that optimized MCFETs are a serious contender to the mainstream MOSFETs including FinFETs for realizing future low-power analog applications.

[1]  M. Jurczak,et al.  Impact of LER and Random Dopant Fluctuations on FinFET Matching Performance , 2008, IEEE Transactions on Nanotechnology.

[2]  Abhinav Kranti,et al.  6-T SRAM cell design with nanoscale double-gate SOI MOSFETs: impact of source/drain engineering and circuit topology , 2008 .

[3]  O. Rozeau,et al.  HF characterisation of sub-100nm UTB-FDSOI with TiN/HfO2 gate stack , 2008, 2008 9th International Conference on Ultimate Integration of Silicon.

[4]  J.-P. Raskin,et al.  Dependence of finFET RF performance on fin width , 2006, Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[5]  O. Rozeau,et al.  3D multichannels and stacked nanowires technologies for new design opportunities in nanoelectronics , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[6]  J.-P. Raskin,et al.  Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization , 2006, IEEE Transactions on Electron Devices.

[7]  M. Vinet,et al.  Experimental evaluation of gate architecture influence on DG SOI MOSFETs performance , 2005, IEEE Transactions on Electron Devices.

[8]  B. Jagannathan,et al.  Record RF performance of sub-46 nm L/sub gate/ NFETs in microprocessor SOI CMOS technologies , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[9]  O. Faynot,et al.  Fully-depleted SOI technology using high-k and single-metal gate for 32 nm node LSTP applications featuring 0.179 μm2 6T-SRAM bitcell , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  A. Mercha,et al.  Planar Bulk MOSFETs Versus FinFETs: An Analog/RF Perspective , 2006, IEEE Transactions on Electron Devices.

[11]  O. Faynot,et al.  Impact of Mobility Boosters (XsSOI, CESL, TiN gate) on the Performance of ≪100≫ or ≪110≫ oriented FDSOI cMOSFETs for the 32nm Node , 2007, 2007 IEEE Symposium on VLSI Technology.

[12]  Chang Woo Oh,et al.  Three-dimensional MBCFET as an ultimate transistor , 2004 .

[13]  B. Jagannathan,et al.  Record RF performance of 45-nm SOI CMOS Technology , 2007, 2007 IEEE International Electron Devices Meeting.

[14]  G. A. Armstrong,et al.  Source/Drain Extension Region Engineering in FinFETs for Low-Voltage Analog Applications , 2007, IEEE Electron Device Letters.

[15]  F. Andrieu,et al.  Novel integration process and performances analysis of Low STandby Power (LSTP) 3D multi-channel CMOSFET (MCFET) on SOI with metal / high-K gate stack , 2008, 2008 Symposium on VLSI Technology.

[16]  O. Rozeau,et al.  First Internal Spacers' Introduction in Record High $I_{\rm ON}/I_{\rm OFF}\ \hbox{TiN/HfO}_{2}$ Gate Multichannel MOSFET Satisfying Both High-Performance and Low Standby Power Requirements , 2009, IEEE Electron Device Letters.

[17]  G. A. Armstrong,et al.  The impact of the intrinsic and extrinsic resistances of double gate SOI on RF performance , 2006 .

[18]  X. Garros,et al.  Impact of the gate stack on the electrical performances of 3D multi-channel MOSFET (MCFET) on SOI , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[19]  M. Vinet,et al.  Experimental gate misalignment analysis on double gate SOI MOSFETs , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[20]  V. Trivedi,et al.  Source/drain-doping engineering for optimal nanoscale FinFET design , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[21]  G. Alastair Armstrong,et al.  Parameter sensitivity for optimal design of 65 nm node double gate SOI transistors , 2005 .

[22]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[23]  F. Andrieu,et al.  3D stacked channels: how series resistances can limit 3D devices performance , 2007, 2007 IEEE International SOI Conference.

[24]  B. Jagannathan,et al.  SOI CMOS Technology with 360GHz fT NFET, 260GHz fT PFET, and Record Circuit Performance for Millimeter-Wave Digital and Analog System-on-Chip Applications , 2007, 2007 IEEE Symposium on VLSI Technology.

[25]  G. A. Armstrong,et al.  Design and Optimization of FinFETs for Ultra-Low-Voltage Analog Applications , 2007, IEEE Transactions on Electron Devices.

[26]  Tao Chuan Lim,et al.  Performance Assessment of Nanoscale Multiple Gate MOSFETs (MuGFETs) for RF Applications , 2006, 2006 European Microwave Integrated Circuits Conference.