System-Level Reliability Assessment of Mixed-Signal

The next-generation convergent microsystems, based on system-on-package (SOP) technology, require up-front system-level design-for-reliability approaches and appropriate reliability assessment methodologies to guarantee the reliability of digital, optical, and radio frequency (RF) functions, as well as their interfaces. Systems approach to reliability requires the development of: i) physics-based reliability models for various failure mechanisms associated with digital, optical, and RF Func- tions, and their interfaces in the system; ii) design optimization models for the selection of suitable materials and processing con- ditions for reliability, as well as functionality; and iii) system-level reliability models understanding the component and functional interaction. This paper presents the reliability assessment of digital, optical, and RF functions in SOP-based microsystems. Upfront physics-based design-for-reliability models for various functional failure mechanisms are presented to evaluate various design options and material selection even before the prototypes are made. Advanced modeling methodologies and algorithms to accommodate material length scale effects due to enhanced system integration and miniaturization are presented. System-level mixed-signal reliability is discussed thorough system-level reli- ability metrics relating component-level failure mechanisms to system-level signal integrity, as well as statistical aspects.

[1]  J. Murphy,et al.  The Quality of Die-Attachment and Its Relationship to Stresses and Vertical Die-Cracking , 1983 .

[2]  Scott R. White,et al.  Process Modeling of Composite Materials: Residual Stress Development during Cure. Part II. Experimental Validation , 1992 .

[3]  John W. Gillespie,et al.  Process-Induced Stress and Deformation in Thick-Section Thermoset Composite Laminates , 1992 .

[4]  Karl W. Wyatt,et al.  An Interfacial Delamination Analysis for Multichip Module Thin Film Interconnects , 1996 .

[5]  J. Lau,et al.  Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies , 1996 .

[6]  A.M.R. Witwit,et al.  Thermal simulation of PCBs with embedded resistors , 1998 .

[7]  S. F. Popelar An investigation into the fracture of silicon die used in flip chip applications , 1998, Proceedings. 4th International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces (Cat. No.98EX153).

[8]  Xuejun Fan,et al.  Investigation of the underfill delamination and cracking in flip-chip modules under temperature cyclic loading , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[9]  Jichai Jeong,et al.  Estimation of system reliability for uncooled optical transmitters using system reliability function , 1999 .

[10]  Suresh K. Sitaraman,et al.  Die cracking and reliable die design for flip-chip assemblies , 1999, ECTC 1999.

[11]  Huajian Gao,et al.  Mechanism-based strain gradient plasticity— I. Theory , 1999 .

[12]  Ephraim Suhir Microelectronics and photonics-the future , 2000 .

[13]  Suresh K. Sitaraman,et al.  An integrated process modeling methodology and module for sequential multi-layered substrate fabrication using a coupled cure-thermal-stress analysis approach , 2000, ECTC 2000.

[14]  Shaohua Chen,et al.  A new hardening law for strain gradient plasticity , 2000 .

[15]  Yang Rao,et al.  Investigation of the curing behavior of a novel epoxy photo-dielectric dry film (ViaLux™ 81) for high density interconnect applications , 2000 .

[16]  S. Bhattacharya,et al.  Selection and evaluation of materials for future system-on-package (SOP) substrate , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[17]  Ying Zhao,et al.  Experimental Damage Mechanics of Microelectronics Solder Joints under Concurrent Vibration and Thermal Loading , 2001 .

[18]  B. Michel,et al.  Interfacial fracture toughness tests suited for reliability enhancements of advanced plastic packages , 2001, First International IEEE Conference on Polymers and Adhesives in Microelectronics and Photonics. Incorporating POLY, PEP & Adhesives in Electronics. Proceedings (Cat. No.01TH8592).

[19]  Suresh K. Sitaraman,et al.  Damage Metric-Based Mapping Approaches for Developing Accelerated Thermal Cycling Guidelines for Electronic Packages , 2001 .

[20]  Suresh K. Sitaraman,et al.  Cure kinetics modeling and process optimization of the vialux 81 epoxy photodielectric dry film (PDDF) material for microvia applications , 2002 .

[21]  R. Pucha,et al.  Thermomechanical reliability of underfilled BGA packages , 2002 .

[22]  Suresh K. Sitaraman,et al.  Modeling methodologies to study PWB assembly reliability , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[23]  J.D. van Wyk,et al.  Investigation of thermally induced failure mechanisms in integrated spiral planar power passives , 2002, Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344).

[24]  Fuhan Liu,et al.  Experimental and numerical investigation of microvia reliability , 2002, ITherm 2002. Eighth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.02CH37258).

[25]  Martin A. Brooke,et al.  Comparison of evanescent and directly coupled optical interconnections embedded into electronic interconnection substrates , 2002, The 15th Annual Meeting of the IEEE Lasers and Electro-Optics Society.

[26]  Fuhan Liu,et al.  Fabrication of ultra-fine line circuits on PWB substrates , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[27]  G. Ramakrishna,et al.  Material Interaction Effects in the Reliability of High Density Interconnect (HDI) Boards , 2003 .

[28]  Suresh K. Sitaraman,et al.  Investigation of interfacial delamination of a copper-epoxy interface under monotonic and cyclic loading: modeling and evaluation , 2003 .

[29]  Suresh K. Sitaraman,et al.  Elastic–plastic characterization of thin films using nanoindentation technique , 2003 .

[30]  Qi Zhu,et al.  Design optimization of one-turn helix: a novel compliant off-chip interconnect , 2003 .

[31]  Andrew A. O. Tay,et al.  A study of delamination growth in the die-attach layer of plastic IC packages under hygrothermal loading during solder reflow , 2003 .

[32]  Suresh K. Sitaraman,et al.  Enhanced reliability of high-density wiring (HDW) substrates through new base substrate and dielectric materials , 2004 .

[33]  Suresh K. Sitaraman,et al.  Interfacial fracture toughness measurement for thin film interfaces , 2004 .

[34]  S. Sitaraman,et al.  Vibration-induced solder joint failure of a Ceramic Column Grid Array (CCGA) package , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[35]  G. Ramakrishna,et al.  Modeling spatial strain gradient effects in thermo-mechanical fatigue of copper microstructures , 2004 .