Slack-based Bus Arbitration Scheme for Soft Real-time Constrained Embedded Systems
暂无分享,去创建一个
Naehyuck Chang | Eui-Young Chung | Kwanhu Bang | Hyuk-Jun Lee | Minje Jun | N. Chang | Eui-Young Chung | Hyuk-Jun Lee | Kwanhu Bang | Minje Jun
[1] Cheng-Kok Koh,et al. SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips , 2003, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Hoi-Jun Yoo,et al. An arbitration look-ahead scheme for reducing end-to-end latency in networks on chip , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[3] Kees G. W. Goossens,et al. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[4] Alberto L. Sangiovanni-Vincentelli,et al. Benefits and challenges for platform-based design , 2004, Proceedings. 41st Design Automation Conference, 2004..
[5] Radu Marculescu,et al. Communication-centric SoC design for nanoscale domain , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).
[6] Wolf-Dietrich Weber,et al. A quality-of-service mechanism for interconnection networks in system-on-chips , 2005, Design, Automation and Test in Europe.
[7] Vincent John Mooney,et al. Automated bus generation for multiprocessor SoC design , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Ganesh Lakshminarayana,et al. LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs , 2001, DAC '01.
[9] Alberto L. Sangiovanni-Vincentelli,et al. System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Sujit Dey,et al. FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[11] Eui-Young Chung,et al. Latency-Aware Bus Arbitration for Real-Time Embedded Systems , 2007, IEICE Trans. Inf. Syst..
[12] K. Keutzer,et al. System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Gabriela Nicolescu,et al. Component-based design approach for multicore SoCs , 2002, DAC '02.