Low Power Voltage Controlled Ring Oscillator Design with Substrate Biasing

Index Terms—CMOS, low power, substrate bias and voltage controlled oscillator.

[1]  Mona Mostafa Hella,et al.  A 0.5-V 3.6/5.2 GHz CMOS multi-band LC VCO for ultra low-voltage wireless applications , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  Luo Li.  Low-power CMOS circuit design based on Clock-Gating , 2005 .

[3]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[4]  Shuenn-Yuh Lee,et al.  Analysis and Implementation of a 0.9-V Voltage-Controlled Oscillator With Low Phase Noise and Low Power Dissipation , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  M. Jamal Deen,et al.  Performance characteristics of an ultra-low power VCO , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  Jinguang Jiang,et al.  0.5 V 1.3 GHz voltage controlled ring oscillator , 2009, 2009 IEEE 8th International Conference on ASIC.

[7]  Michiel Steyaert,et al.  A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler , 1995, IEEE J. Solid State Circuits.

[8]  Asad A. Abidi,et al.  A 300-MHz CMOS voltage-controlled ring oscillator , 1990 .

[9]  Moon-Su Yang,et al.  A very low-power quadrature VCO with back-gate coupling , 2004, IEEE Journal of Solid-State Circuits.

[10]  D. P. Acharya,et al.  Performance analysis and design of wideband CMOS voltage controlled ring oscillator , 2010, 2010 5th International Conference on Industrial and Information Systems.

[11]  F. Moradi,et al.  Low-Voltage, Low-Power, and Wide-Tuning-Range Ring-VCO for Frequency ΔΣ Modulator , 2008, 2008 NORCHIP.

[12]  Y. A. Eken,et al.  A 5.9-GHz Voltage-Controlled Ring Oscillator in 0.18- m CMOS , 2004 .

[13]  P. Gamand,et al.  A Two-Stage Ring Oscillator in 0 . 13-� m CMOS for UWB Impulse Radio , 2009 .

[14]  Sergio Bampi,et al.  A wide band CMOS differential voltage-controlled ring oscillator , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[15]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[16]  J. Nyathi,et al.  Bulk CMOS Device Optimization for High-Speed and Ultra-Low Power Operations , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.