A CMOS quaternary threshold logic full adder circuit with transparent latch

A circuit that realizes the quaternary threshold logic full adder function with transparent latching has been realized in a standard polysilicon-gate CMOS technology. In its FOLLOW mode, the quaternary full adder accepts two quaternary inputs and a binary CARRY input, and develops a two-quaternary-digit output word that is the base-four sum of the inputs. In the HOLD mode, these output states are held by the transparent multiple-valued latch subcircuit. The circuit is presented and its experimental performance described.<<ETX>>

[1]  K. W. Current,et al.  CMOS current comparator circuit , 1983 .

[2]  A. Thakoor,et al.  Design of parallel hardware neural network systems from custom analog VLSI 'building block' chips , 1989, International 1989 Joint Conference on Neural Networks.

[3]  John J. Paulos,et al.  Neural networks using analog multipliers , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[4]  Edward J. McCluskey,et al.  Multivalued Integrated Injection Logic , 1977, IEEE Transactions on Computers.

[5]  K. Wayne Current,et al.  Quaternary threshold logic full-adder circuit with complementary inputs† , 1984 .

[6]  K. W. Current.  CMOS quaternary latch , 1989 .

[7]  K. W. Current,et al.  A Quaternary Logic Encoder-Decoder Circuit Design Using CMOS, , 1983 .

[8]  T.T. Dao.  Threshold I/sup 2/L and its applications to binary symmetric functions and multivalued logic , 1977, IEEE Journal of Solid-State Circuits.

[9]  Michitaka Kameyama,et al.  A 32 × 32 BIT multiplier using multiple-valued MOS current-mode circuits , 1987, 1987 Symposium on VLSI Circuits.

[10]  C.A.T. Salama,et al.  Realization of a multivalued integrated injection logic (MI/sup 2/L) full adder , 1977, IEEE Journal of Solid-State Circuits.

[11]  D. Blackman,et al.  A general purpose analog neural computer , 1989, International 1989 Joint Conference on Neural Networks.