A comparative study of high performance dynamic comparators using strained silicon technology

Dynamic comparators are widely being used in high speed Analog to Digital Converters (ADC) such as flash ADC's because of its low voltage, low power, high speed and area efficiency. In this paper, an analysis on the delay and power performance of strained silicon CMOS technology based dynamic comparators will be presented. To compare the performance of dynamic comparators, test circuits were simulated using 45nm high performance and low power technologies with a supply voltage of 0.8V using spice tools. Using circuit simulations, the overall improved characteristics of double tail dynamic comparator are demonstrated in comparison to those of the traditional as well as several state of the art dynamic comparators. The simulation results shows that in the dynamic double tail comparator both the power consumption and the time delay are reduced significantly.

[1]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Pedro M. Figueiredo,et al.  Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[4]  Yu Lin,et al.  Yield enhancement with optimal area allocation for ratio-critical analog circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  J. Doernberg,et al.  A 10-bit 5-Msample/s CMOS two-step flash ADC , 1989 .

[6]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  P. Hurst,et al.  A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.

[8]  Pamela Abshire,et al.  A 1.2-GHz comparator with adaptable offset in 0.35-μm CMOS , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[10]  Reza Lotfi,et al.  Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[12]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[13]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[14]  R. Chau,et al.  A 90-nm logic technology featuring strained-silicon , 2004, IEEE Transactions on Electron Devices.

[15]  Horst Zimmermann,et al.  A Comparator With Reduced Delay Time in 65-nm CMOS for Supply Voltages Down to 0.65 V , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Jaeha Kim,et al.  Simulation and Analysis of Random Decision Errors in Clocked Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Degang Chen,et al.  Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.