Concurrent error detection in Reed Solomon decoders
暂无分享,去创建一个
[1] Harald Niederreiter,et al. Introduction to finite fields and their applications: List of Symbols , 1986 .
[2] Hanho Lee. High-speed VLSI architecture for parallel Reed-Solomon decoder , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[3] Salvatore Pontarelli,et al. Design of a self checking Reed Solomon encoder , 2005, 11th IEEE International On-Line Testing Symposium.
[4] Cheng-Wen Wu,et al. On-line error detection schemes for a systolic finite-field inverter , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).
[5] Hanho Lee. High-speed VLSI architecture for parallel Reed-Solomon decoder , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[6] Naresh R. Shanbhag,et al. High-speed architectures for Reed-Solomon decoders , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[7] Michael Gössel,et al. On-line error detection for finite field multipliers , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[8] V SarwateDilip,et al. High-speed architectures for Reed-Solomon decoders , 2001 .
[9] Salvatore Pontarelli,et al. A self checking Reed Solomon encoder: design and analysis , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).
[10] I. M. Boyarinov. Self-checking algorithm of solving the key equation , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).