Baseband and audio mixed-signal front-end IC for GSM/EDGE applications

A complete mixed-signal front-end CMOS chip is presented, supporting GSM/EDGE as well as enhanced audio applications. The chosen solution for the transmit section is based on Laurent's approximation of the nonlinear GMSK modulator. This enables burst shaping in the I/Q domain thereby solving the problem of power ramping. Also, up to GPRS class 12 is supported. The receive section on the other hand consists of a low power dual mode continuous-time /spl Sigma//spl Delta/ ADC for I and Q, supporting ZIF and LIF modes of operation and achieving typically 12.5 bit of resolution under production conditions. An on-chip PLL, which supplies all blocks with various clock frequencies, additionally supports clock jitter suppression. The audio section comprises a codec supporting standard formats such as IIS and PCM. It features mono/stereo signaling from various sources in 16bit quality as well as high-drive buffers for 4 /spl Omega/ single-ended loads (capacitively coupled). The whole chip is powered from a 1.5/2.65 V supply voltage and consumes 22 mW in paging mode.

[1]  Vladimir Friedman.  The structure of the limit cycles in sigma delta modulation , 1988, IEEE Trans. Commun..

[2]  Pierre A. Laurent,et al.  Exact and Approximate Construction of Digital Phase Modulations by Superposition of Amplitude Modulated Pulses (AMP) , 1986, IEEE Trans. Commun..

[3]  A. Sedra,et al.  Quadrature bandpass /spl Delta//spl Sigma/ modulation for digital radio , 1997 .

[4]  R.H.M. van Veldhoven.  A triple-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003 .

[5]  Peter Jung.  Laurent's representation of binary digital continuous phase modulated signals with modulation index 1/2 revisited , 1994, IEEE Trans. Commun..

[6]  F. van Straten,et al.  Multiband cellular RF solutions , 2004, IEEE Journal of Solid-State Circuits.

[7]  H. Tao,et al.  Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .

[8]  A. Sedra,et al.  Quadrature bandpass ΔΣ modulation for digital radio , 1997, IEEE J. Solid State Circuits.

[9]  Van Der Zwan.  A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .

[10]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[11]  R. Becker,et al.  A fourth order continuous-time complex sigma-delta ADC for low-IF GSM and EDGE receivers , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[12]  Peter Bode,et al.  Combined GMSK and 8PSK modulator for GSM and EDGE , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[13]  H. Aboushady,et al.  Jitter effects in continuous-time /spl Sigma//spl Delta/ modulators with delayed return-to-zero feedback , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[14]  Michiel Steyaert,et al.  Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .

[15]  J. Wang,et al.  A highly-integrated 3G CDMA2000 1X cellular baseband chip with GSM/AMPS/GPS/Bluetooth/multimedia capabilities and ZIF RIF support , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[16]  Hassan Aboushady,et al.  Jitter Effects in Continuous-Time Sigma-Delta Modulators with Delayed Return-to-Zero Feedback , 1998 .