On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture

This work explores the data reuse properties of full-search block-matching (FSBM) for motion estimation (ME) and associated architecture designs, as well as memory bandwidth requirements. Memory bandwidth in high-quality video is a major bottleneck to designing an implementable architecture because of large frame size and search range. First, the memory bandwidth in ME is analyzed and the problem is solved by exploring data reuse. Four levels are defined according to the degree of data reuse for previous frame access. With the highest level of data reuse, one-access for frame pixels is achieved. A scheduling strategy is also applied to data reuse of the ME architecture designs and a seven-type classification system is developed that can accommodate most published ME architectures. This classification can simplify the work of designers in designing more cost-effective ME architectures, while simultaneously minimizing memory bandwidth. Finally, a FSBM architecture suitable for high quality HDTV video with a minimum memory bandwidth feature is proposed. Our architecture is able to achieve 100% hardware efficiency while preserving minimum I/O pin count, low local memory size, and bandwidth.

[1]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[2]  Chin-Liang Wang,et al.  A high-throughput, flexible VLSI architecture for motion estimation , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[3]  Peter Pirsch,et al.  Array architectures for block matching algorithms , 1989 .

[4]  Chen-Yi Lee,et al.  Semi-systolic array based motion estimation processor design , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[5]  Michael Stegherr,et al.  Parameterizable VLSI architectures for the full-search block-matching algorithm , 1989 .

[6]  K. R. Rao,et al.  Techniques and Standards for Image, Video, and Audio Coding , 1996 .

[7]  T Koga,et al.  MOTION COMPENSATED INTER-FRAME CODING FOR VIDEO CONFERENCING , 1981 .

[8]  Keikichi Tamaru,et al.  A memory efficient array architecture for full-search block matching algorithm , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[9]  Chein-Wei Jen,et al.  Scalable array architecture design for full search block matching , 1995, IEEE Trans. Circuits Syst. Video Technol..

[10]  Santanu Dutta,et al.  A flexible parallel architecture adapted to block-matching motion-estimation algorithms , 1996, IEEE Trans. Circuits Syst. Video Technol..

[11]  Luc P. De Vos.  VLSI architectures for the hierarchical block-matching algorithm for HDTV applications , 1990, Other Conferences.

[12]  Luc De Vos,et al.  VLSI architectures for the hierarchical block-matching algorithm for HDTV applications , 1990, VCIP.

[13]  Anil K. Jain,et al.  Displacement Measurement and Its Application in Interframe Image Coding , 1981, IEEE Trans. Commun..

[14]  Ming-Ting Sun,et al.  A family of vlsi designs for the motion compensation block-matching algorithm , 1989 .

[15]  Sun-Yuan Kung,et al.  A Systolic Design Methodology with Application to Full-Search Block-Matching Architectures , 1998, J. VLSI Signal Process..

[16]  Sung Bum Pan,et al.  VLSI architectures for block matching algorithms using systolic arrays , 1996, IEEE Trans. Circuits Syst. Video Technol..

[17]  T. Yamazaki,et al.  An LSI architecture for block-matching motion estimation algorithm considering chrominance signal , 1995, VLSI Signal Processing, VIII.

[18]  Liang-Gee Chen,et al.  An efficient and simple VLSI tree architecture for motion estimation algorithms , 1993, IEEE Trans. Signal Process..

[19]  Bor Min Wang.  AN EFFICIENT BLOCK MATCHING ALGORITHM FOR VIDEO CODING AND ITS VLSI ARCHITECTURE IN ISDN AND HDTV APPLICATIONS , 1995 .

[20]  Yu Hen Hu,et al.  A novel modular systolic array architecture for full-search block matching motion estimation , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[21]  Chaur-Heh Hsieh,et al.  VLSI architecture for block-matching motion estimation algorithm , 1992, IEEE Trans. Circuits Syst. Video Technol..

[22]  Moon Key Lee,et al.  Flexible VLSI architecture of motion estimator for video image compression , 1996 .

[23]  Yeong-Kang Lai,et al.  A flexible data-interlacing architecture for full-search block-matching algorithm , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.

[24]  Peter A. Ruetz,et al.  A high-performance full-motion video compression chip set , 1992, IEEE Trans. Circuits Syst. Video Technol..

[25]  Chein-Wei Jen,et al.  An architecture of full-search block matching for minimum memory bandwidth requirement , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[26]  Yeong-Kang Lai,et al.  A novel scalable architecture with memory interleaving organization for full search block-matching algorithm , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[27]  Shyang Chang,et al.  Zero waiting-cycle hierarchical block matching algorithm and its array architectures , 1994, IEEE Trans. Circuits Syst. Video Technol..

[28]  A. Anesko,et al.  A 14 GOPS programmable motion estimator for H.26x video coding , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[29]  R. Srinivasan,et al.  Predictive Coding Based on Efficient Motion Estimation , 1985, IEEE Trans. Commun..

[30]  Bede Liu,et al.  New fast algorithms for the estimation of block motion vectors , 1993, IEEE Trans. Circuits Syst. Video Technol..

[31]  Konstantinos Konstantinides,et al.  Low-complexity algorithm and architecture for block-based motion estimation via one-bit transforms , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[32]  Yu Hen Hu,et al.  A novel modular systolic array architecture for full-search block matching motion estimation , 1995, IEEE Trans. Circuits Syst. Video Technol..

[33]  Chaitali Chakrabarti,et al.  Architectures for hierarchical and other block matching algorithms , 1995, IEEE Trans. Circuits Syst. Video Technol..

[34]  Sang Uk Lee,et al.  High Throughput, Scalable VLSI Architecture for Block Matching Motion Estimation , 1998, J. VLSI Signal Process..

[35]  Juan M. Meneses,et al.  VLSI architecture for motion estimation using the block-matching algorithm , 1996, Proceedings ED&TC European Design and Test Conference.