$z$-Diagnosis: A Framework for Diagnostic Fault Simulation and Test Generation Utilizing Subsets of Outputs

Diagnostic fault simulation is used to determine the pairs of faults distinguished by a given test set or test sequence. Diagnostic test generation is used to generate tests that distinguish pairs of faults. Typically, the test sets or test sequences contain tests that detect all the detectable target faults. In this paper, a framework for diagnostic fault simulation and test generation is described, based on structural circuit characteristics called z-sets. These characteristics are used to show that certain fault pairs are guaranteed to be distinguished by a fault detection test set. Such fault pairs do not need to be considered during diagnostic fault simulation or test generation that starts from a fault detection test set. Experimental results for single stuck-at faults in full-scan benchmark circuits demonstrate that only small percentages of fault pairs need to be considered during diagnostic fault simulation or test generation once a fault detection test set is available. The concept of -sets is extended to define z-detections. This concept uses the results of conventional fault simulation to determine additional fault pairs that are guaranteed to be distinguished by a fault detection test set. The concept of z-sets is also extended to define difference-sets (or d-sets) that provide even fewer targets for diagnostic test generation.

[1]  W. Kent Fuchs,et al.  Distributed diagnostic simulation of stuck-at faults in sequential circuits , 1997, Proceedings Tenth International Conference on VLSI Design.

[2]  Irith Pomeranz,et al.  Z-sets and z-detections: circuit characteristics that simplify fault diagnosis , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[4]  Edward J. McCluskey,et al.  Multiple-output propagation transition fault test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Xiaoming Yu,et al.  Accelerating diagnostic fault simulation using z-diagnosis and concurrent equivalence identification , 2006, 24th IEEE VLSI Test Symposium.

[7]  Resve A. Saleh,et al.  Exact evaluation of diagnostic test resolution , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[8]  Irith Pomeranz,et al.  A diagnostic test generation procedure for synchronous sequential circuits based on test elimination , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  Andreas G. Veneris,et al.  Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG , 2005, J. Electron. Test..

[10]  Paolo Prinetto,et al.  A diagnostic test pattern generation algorithm , 1990, Proceedings. International Test Conference 1990.

[11]  Paolo Prinetto,et al.  GARDA: a diagnostic ATPG for large synchronous sequential circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[12]  Vamsi Boppana,et al.  Full fault dictionary storage based on labeled tree encoding , 1996, Proceedings of 14th VLSI Test Symposium.

[13]  Leendert M. Huisman,et al.  Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[14]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[15]  Elizabeth M. Rudnick,et al.  Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits using Compact Lists , 1995, 32nd Design Automation Conference.

[16]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[17]  Udo Mahlstedt,et al.  DIATEST: a fast diagnostic test pattern generator for combinational circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[18]  Elizabeth M. Rudnick,et al.  Diagnostic Fault Simulation of Sequential Circuits , 1992, Proceedings International Test Conference 1992.

[19]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .