Automatic design of binary and multiple-valued logic gates on RTD series

In this paper, we contribute to the binary and multiple-valued applications of resonant tunneling devices (RTDs). We propose a method of systematic design of physical parameters of RTD based logic. From the abstraction of their behavior, we model the design space as a handful of systems of linear inequalities generated for a given circuit topology and an arbitrary logic function. Any valid solution reflects the physical parameters assignment that implements the function given. We solve these systems using off-the-shelf optimization tool and verify the results using SystemC based RTD circuit model. Our simulations confirm that the numerical solutions are valid parameter assignments.

[1]  Tetsuya Uemura,et al.  Proposal of four-valued MRAM based on MTJ/RTD structure , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[2]  P. Mazumder,et al.  Noise-tolerant quantum MOS circuits using resonant tunneling devices , 2004, IEEE Transactions on Nanotechnology.

[3]  K. M. Indlekofer,et al.  A vertical resonant tunneling transistor for application in digital logic circuits , 2001 .

[4]  Pinaki Mazumder,et al.  Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.

[5]  Takao Waho,et al.  Resonant-tunneling diode and HEMT logic circuits with multiple thresholds and multilevel output , 1998, IEEE J. Solid State Circuits.

[6]  M. Jamal Deen,et al.  New RTD large-signal DC model suitable for PSPICE , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Werner Prost,et al.  Threshold logic circuit design of parallel adders using resonant tunneling devices , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[8]  J. Laskar,et al.  RTD/CMOS nanoelectronic circuits: thin-film InP-based resonant tunneling diodes integrated with CMOS circuits , 1999, IEEE Electron Device Letters.

[9]  Takao Waho Resonant tunneling transistor and its application to multiple-valued logic circuits , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.