An optimal power algorithm for interface design of System-on-Chip

Most of the Intellectual Properties (IPs) of the System-on-Chip (SoC) are provided by different vendors such that they can have various characteristics. It makes that the interface circuit synthesis of the SoC is a time-consuming and error-prone design. In the past, some heuristic algorithms have been proposed for the interface circuit design of the System-on-Chip (SoC) but none of them can generate optimal solutions. The main contribution of this paper is to present an optimal interface synthesis algorithm for power optimization in interface circuit design of the SoC. Experiment results demonstrates the effectiveness of our algorithms.

[1]  G. Goossens,et al.  Specification and analysis of timing constraints in signal transition graphs , 1992, [1992] Proceedings The European Conference on Design Automation.

[2]  Taewhan Kim,et al.  Synthesis and Optimization of Combinational Interface Circuits , 2002, J. VLSI Signal Process..

[3]  Daniel Gajski,et al.  Interfacing Incompatible Protocols Using Interface Process Generation , 1995, 32nd Design Automation Conference.

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic synthesis of interfaces between incompatible protocols , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[5]  David L. Dill,et al.  Algorithms for interface timing verification , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[6]  Gaetano Borriello,et al.  Interface Timing Verification with Application to Synthesis , 1994, 31st Design Automation Conference.

[7]  Bill Lin,et al.  Modeling and synthesis of timed asynchronous circuits , 1994, EURO-DAC '94.

[8]  Arcot Sowmya,et al.  Bridge over troubled wrappers:automated interface synthesis , 2004, 17th International Conference on VLSI Design. Proceedings..

[9]  Clifford Stein,et al.  Introduction to Algorithms, 2nd edition. , 2001 .

[10]  Jordi Cortadella,et al.  Asynchronous interface specification, analysis and synthesis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[11]  Wayne H. Wolf,et al.  Efficient Algorithms for Interface Timing Verification , 1994, EURO-DAC '94.

[12]  Karem A. Sakallah,et al.  Min-max linear programming and the timing analysis of digital circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[13]  Kenneth L. McMillan,et al.  Synthesizing converters between finite state protocols , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.