pTNoC: Probabilistically Time-Analyzable Tree-Based NoC for Mixed-Criticality Systems

The use of networks-on-chip (NoC) in real-time safety-critical multicore systems challenges deriving tight worst-case execution time (WCET) estimates. This is due to the complexities in tightly upper-bounding the contention in the access to the NoC among running tasks. Probabilistic Timing Analysis (PTA) is a powerful approach to derive WCET estimates on relatively complex processors. However, so far it has only been tested on small multicores comprising an on-chip bus as communication means, which intrinsically does not scale to high core counts. In this paper we propose pTNoC, a new tree-based NoC design compatible with PTA requirements and delivering scalability towards medium/large core counts. pTNoC provides tight WCET estimates by means of asymmetric bandwidth guarantees for mixed-criticality systems with negligible impact on average performance. Finally, our implementation results show the reduced area and power costs of the pTNoC.

[1]  Francisco J. Cazorla,et al.  Multi-level Unified Caches for Probabilistically Time Analysable Real-Time Systems , 2013, 2013 IEEE 34th Real-Time Systems Symposium.

[2]  Liliana Cucu-Grosjean,et al.  Timing analysis of an avionics case study on complex hardware/software platforms , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Federico Silla,et al.  Enabling High-Performance Crossbars through a Floorplan-Aware Design , 2012, 2012 41st International Conference on Parallel Processing.

[4]  Tullio Vardanega,et al.  Measurement-Based Probabilistic Timing Analysis and Its Impact on Processor Architecture , 2014, 2014 17th Euromicro Conference on Digital System Design.

[5]  Francisco J. Cazorla,et al.  Parallel many-core avionics systems , 2014, 2014 International Conference on Embedded Software (EMSOFT).

[6]  Francisco J. Cazorla,et al.  Hardware support for WCET analysis of hard real-time multicore systems , 2009, ISCA '09.

[7]  Jason A. Poovey.  Characterization of the EEMBC Benchmark Suite , 2007 .

[8]  Hoyt Lougee,et al.  SOFTWARE CONSIDERATIONS IN AIRBORNE SYSTEMS AND EQUIPMENT CERTIFICATION , 2001 .

[9]  Francisco J. Cazorla,et al.  Bus designs for time-probabilistic multicore processors , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  Francisco J. Cazorla,et al.  On-chip ring network designs for hard-real time systems , 2013, RTNS '13.

[11]  Francisco J. Cazorla,et al.  Towards Making a LEON3 Multicore Compatible with Probabilistic Timing Analysis , 2015 .

[12]  S. Nadarajah,et al.  Extreme Value Distributions: Theory and Applications , 2000 .

[13]  Martin Schoeberl,et al.  A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[14]  Jakob Engblom,et al.  The worst-case execution-time problem—overview of methods and survey of tools , 2008, TECS.

[15]  Liliana Cucu-Grosjean,et al.  Measurement-Based Probabilistic Timing Analysis for Multi-path Programs , 2012, 2012 24th Euromicro Conference on Real-Time Systems.

[16]  Francisco J. Cazorla,et al.  parMERASA -- Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability , 2013, 2013 Euromicro Conference on Digital System Design.

[17]  Tullio Vardanega,et al.  Upper-bounding Program Execution Time with Extreme Value Theory , 2013, WCET.

[18]  Michael Paulitsch,et al.  Leveraging Multi-core Computing Architectures in Avionics , 2012, 2012 Ninth European Dependable Computing Conference.

[19]  Liliana Cucu-Grosjean,et al.  Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study , 2013, 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES).

[20]  A. Raghunathan,et al.  LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[21]  Thomas M. Conte,et al.  A Benchmark Characterization of the EEMBC Benchmark Suite , 2009, IEEE Micro.

[22]  Luca Benini,et al.  P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[23]  S. Vestal.  Preemptive Scheduling of Multi-criticality Systems with Varying Degrees of Execution Time Assurance , 2007, RTSS 2007.

[24]  Nuno Pereira,et al.  Static-Priority Scheduling over Wireless Networks with Multiple Broadcast Domains , 2007, RTSS 2007.

[25]  Francisco J. Cazorla,et al.  A cache design for probabilistically analysable real-time systems , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).