论文信息 - An on-chip smart memory for a data-flow CPU

An on-chip smart memory for a data-flow CPU

Register Alias Table (RAT) is a smart memory that is embedded in HPSm (High-Performance Substrate), a Berkeley data-flow CPU. It is a multiport memory that has content addressability and support for branch prediction and exception handling, in addition to conventional read and write operations. An experimental 1240-b smart memory chip is implemented in a 1.6- mu m double-metal scalable CMOS process. This memory performs 15 operations within a cycle time of 100 ns, has 34658 transistors, occupies an area of 3.8 mm*5.2 mm, and dissipates 0.51 W. >

Y. Nakagome | David A. Hodges | G. A. Uvieghara | D.-K. Jeong

[1] Randy H. Katz,et al. Design of PLL-based clock generation circuits , 1987 .

[2] M. Hirata,et al. A versatile data string-search VLSI , 1988 .

[3] R. M. Lea,et al. A 9-kbit associative memory for high-speed parallel processing applications , 1988 .

[4] R. Stewart,et al. 16K CMOS/SOS asynchronous static RAM , 1979, IEEE Journal of Solid-State Circuits.

[5] M. Koyanagi,et al. Design of optically coupled three dimensional common memory for parallel processor system , 1989, Symposium 1989 on VLSI Circuits.

[6] Wen-Mei William Hwu,et al. Hpsm: exploiting concurrency to achieve high performance in a single-chip microarchitecture , 1987 .

[7] Joseph L. Mundy,et al. Low-cost associative memory , 1972 .

[8] R. Pinkham,et al. A high speed dual port memory with simultaneous serial and random mode access for video applications , 1984, IEEE Journal of Solid-State Circuits.

[9] Hideto Hidaka,et al. A redundancy test-time reduction technique in 1-Mbit DRAM with a multibit test mode , 1989 .

[10] J. Miyake,et al. An 8-kbit content-addressable and reentrant memory , 1985, IEEE Journal of Solid-State Circuits.

[11] G. A. Uvieghara,et al. An on-chip smart memory for a data flow CPU , 1989, Symposium 1989 on VLSI Circuits.