Design of a scan line image processor chip

This paper describes a linear array image processor chip called the SliM-II image processor. The chip has 64 processing elements (PEs) connected by a linear array. In contrast to existing array processors, each PE has a multiplier that is quite effective for convolution, template matching, etc. The instruction set can execute an ALU, a data I/O, and an inter-PE communication operations simultaneously in an instruction cycle. In addition, during the ALU/multiplier operation, SliM-II provides parallel data load/store between the register file and on-chip memory as in DSP chips. The SliM-II chip has been implemented, which contains about 1.5 million transistors in a 13.2/spl times/13.0 mm/sup 2/ die size and the package type is 208 pin PQ2. The performance estimation shows a significant improvement compared with existing array processors.

[1]  John R. Nickolls,et al.  The design of the MasPar MP-1: a cost effective massively parallel computer , 1990, Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage.

[2]  Kenneth E. Batcher,et al.  Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.

[3]  Mary Jane Irwin,et al.  Image processing with the MGAP: a cost effective solution , 1993, [1993] Proceedings Seventh International Parallel Processing Symposium.

[4]  Myung Hoon Sunwoo,et al.  Design and implementation of a parallel image processor chip for a SIMD array processor , 1995, Proceedings The International Conference on Application Specific Array Processors.

[5]  Myung Hoon Sunwoo,et al.  Implementation of a SliM array processor , 1996, Proceedings of International Conference on Parallel Processing.

[6]  T. J. Fountain,et al.  The CLIP7A Image Processor , 1988, IEEE Trans. Pattern Anal. Mach. Intell..

[7]  Shin'ichiro Okazaki,et al.  A compact real-time vision system using integrated memory array processor architecture , 1995, IEEE Trans. Circuits Syst. Video Technol..

[8]  Per-Erik Danielsson,et al.  LIPP - a SIMD multiprocessor architecture for image processing , 1983, ISCA '83.

[9]  Mary Jane Irwin,et al.  The MGAP-2: an advanced, massively parallel VLSI signal processor , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[10]  Jake K. Aggarwal,et al.  A Sliding Memory Plane Array Processor , 1993, IEEE Trans. Parallel Distributed Syst..

[11]  M. Maresca,et al.  Parallel architectures for vision , 1988 .

[12]  Shin'ichiro Okazaki,et al.  Imap: Integrated Memory Array Processor , 1992, J. Circuits Syst. Comput..

[13]  Yoshihiro Fujita,et al.  A 3.84 GIPS integrated memory array processor with 64 processing elements and a 2-Mb SRAM , 1994, IEEE J. Solid State Circuits.