Interface Traps in InAs Nanowire Tunnel FETs and MOSFETs—Part II: Comparative Analysis and Trap-Induced Variability

This paper extends the analysis of the companion paper by presenting a comparative analysis of the impact of interface traps on the I-V characteristics of InAs nanowire tunnel FETs or MOSFETs with a spatially random distribution of traps. The physical mechanisms behind the effects of traps in either tunnel FETs or MOSFETs are compared and, furthermore, traps are also investigated as a possible source of device variability. Our results show that, in MOSFETs, an aggressive oxide thickness scaling can effectively counteract the degradation of the subthreshold slope (SS) possibly produced by interface traps. Tunnel FETs are instead more vulnerable to traps, which are probably the main hindrance to the experimental realization of tunnel FETs with an SS better than 60 mV/decade.

[1]  Sung Hwan Kim,et al.  Study of Random Dopant Fluctuation Induced Variability in the Raised-Ge-Source TFET , 2013, IEEE Electron Device Letters.

[2]  A. Seabaugh,et al.  Novel gate-recessed vertical InAs/GaSb TFETs with record high ION of 180 μA/μm at VDS = 0.5 V , 2012, 2012 International Electron Devices Meeting.

[3]  L. Selmi,et al.  Strain-Induced Performance Improvements in InAs Nanowire Tunnel FETs , 2012, IEEE Transactions on Electron Devices.

[4]  D. Esseni,et al.  Surface-Roughness-Induced Variability in Nanowire InAs Tunnel FETs , 2012, IEEE Electron Device Letters.

[5]  G. Dewey,et al.  Fabrication, characterization, and physics of III–V heterojunction tunneling Field Effect Transistors (H-TFET) for steep sub-threshold swing , 2011, 2011 International Electron Devices Meeting.

[6]  L. Selmi,et al.  A simulation study of strain induced performance enhancements in InAs nanowire Tunnel-FETs , 2011, 2011 International Electron Devices Meeting.

[7]  S. J. Lee,et al.  Subthreshold Degradation of Gate-all-Around Silicon Nanowire Field-Effect Transistors: Effect of Interface Trap Charge , 2011, IEEE Electron Device Letters.

[8]  L. Selmi,et al.  Nanoscale MOS Transistors , 2010 .

[9]  J. Robertson,et al.  Defect states at III-V semiconductor oxide interfaces , 2011 .

[10]  M. Passlack,et al.  Suitability Study of Oxide/Gallium Arsenide Interfaces for MOSFET Applications , 2010, IEEE Transactions on Electron Devices.

[11]  J. Knoch,et al.  Modeling of High-Performance p-Type III–V Heterojunction Tunnel FETs , 2010, IEEE Electron Device Letters.

[12]  S. Deleonibus,et al.  Size dependence of surface-roughness-limited mobility in Silicon nanowire FETs , 2008, 2008 IEEE Silicon Nanoelectronics Workshop.

[13]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[14]  B. Otis,et al.  PicoRadios for wireless sensor networks: the next challenge in ultra-low power design , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[15]  D. Ang,et al.  A novel subthreshold slope technique for the extraction of the buried-oxide interface trap density in the fully depleted SOI MOSFET , 2000, IEEE Electron Device Letters.

[16]  Chih-Tang Sah,et al.  Theory of Scattering of Electrons in a Nondegenerate-Semiconductor-Surface Inversion Layer by Surface-Oxide Charges , 1972 .

[17]  Chi On Chui,et al.  Stochastic Variability in Silicon Double-Gate Lateral Tunnel Field-Effect Transistors , 2013, IEEE Transactions on Electron Devices.

[18]  Mingoo Seok,et al.  Nanometer Device Scaling in Subthreshold Logic and SRAM , 2008, IEEE Transactions on Electron Devices.