TAONoC: A Regular Passive Optical Network-on-Chip Architecture Based on Comb Switches

Optical networks on chip (ONoC) has been proposed as a promising alternative paradigm for electronic NoC with the benefit of optical signaling communications such as ultrahigh bandwidth, extremely low energy consumption, and negligible transmission latency. To accommodate the layout of tile-based chip multicore processors, a torus-based passive ONoC architecture, TAONoC, is proposed in this paper. Relying on the unique designs of three function modules, TAONoC can still support contention-free communication without the need for arbitration. TAONoC employs comb switches instead of general microring resonators (MRs). TAONoC has a low demand for the number of MRs because of the ultrahigh utilization of resonant wavelengths owned by a single MR. Simulation results show that TAONoC performs well under three different synthetic traffic patterns.

[1]  Lei Zhang,et al.  GENERALIZED WAVELENGTH ROUTED OPTICAL MICRONETWORK IN NETWORK-ON-CHIP , 2006 .

[2]  D. Van Thourhout,et al.  Photonic integrated circuits in silicon-on-insulator , 2010, 2010 IEEE International SOI Conference (SOI).

[3]  Huaxi Gu,et al.  Time-division-multiplexing–wavelength- division-multiplexing-based architecture for ONoC , 2017, IEEE/OSA Journal of Optical Communications and Networking.

[4]  Alyssa B. Apsel,et al.  Analysis of challenges for on-chip optical interconnects , 2009, GLSVLSI '09.

[5]  Huaxi Gu,et al.  Ring based Optical Network-on-Chip , 2012 .

[6]  Lei Zhang,et al.  Wavelength-routed optical networks-on-chip built with comb switches , 2013, 2013 IEEE Photonics Conference.

[7]  Wei Zhang,et al.  A Hierarchical Hybrid Optical-Electronic Network-on-Chip , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[8]  Lin Yang,et al.  Four-Port Optical Switch for Fat-Tree Photonic Network-on-Chip , 2017, Journal of Lightwave Technology.

[9]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[10]  D.H. Albonesi,et al.  On-Chip Copper-Based vs. Optical Interconnects: Delay Uncertainty, Latency, Power, and Bandwidth Density Comparative Predictions , 2006, 2006 International Interconnect Technology Conference.

[11]  Jianyi Yang,et al.  Wavelength-selective 4 × 4 nonblocking silicon optical router for networks-on-chip. , 2011, Optics letters.

[12]  Xin Fu,et al.  Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-Chip , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Michal Lipson,et al.  Photonic network-on-chip architecture using 3D integration , 2011, OPTO.

[14]  Ke Chen,et al.  Low Latency and Energy Efficient Optical Network-on-Chip Using Wavelength Assignment , 2012, IEEE Photonics Technology Letters.

[15]  Ke Xu,et al.  Mode-Division Multiplexing for Silicon Photonic Network-on-Chip , 2017, Journal of Lightwave Technology.

[16]  Yu Zhang,et al.  Towards Adaptively Tuned Silicon Microring Resonators for Optical Networks-on-Chip Applications , 2014, IEEE Journal of Selected Topics in Quantum Electronics.

[17]  Dongrui Fan,et al.  A Novel Two-Layer Passive Optical Interconnection Network for On-Chip Communication , 2014, Journal of Lightwave Technology.

[18]  Ian O'Connor,et al.  Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology , 2011, 2011 Design, Automation & Test in Europe.

[19]  Tao Li,et al.  Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[20]  Lei Guo,et al.  Experimental demonstration of an intelligent control plane with proactive spectrum defragmentation in SD-EONs. , 2017, Optics express.

[21]  José F. Martínez,et al.  A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing , 2010, ASPLOS XV.

[22]  Ian O'Connor,et al.  Reduction methods for adapting optical network on chip topologies to 3D architectures , 2013, Microprocess. Microsystems.

[23]  Michal Lipson,et al.  Performance guidelines for WDM interconnects based on silicon microring resonators , 2011, CLEO: 2011 - Laser Science to Photonic Applications.

[24]  Ian O'Connor,et al.  System level assessment of an optical NoC in an MPSoC platform , 2007 .

[25]  Christopher Batten,et al.  Silicon-photonic clos networks for global on-chip communication , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[26]  Debasish Datta,et al.  Design Methodology for Optical Interconnect Topologies in NoCs With BER and Transmit Power Constraints , 2014, Journal of Lightwave Technology.

[27]  Davide Bertozzi,et al.  Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[28]  Michal Lipson,et al.  High-speed data transmission in multi-layer deposited silicon photonics for advanced photonic networks-on-chip , 2011, CLEO: 2011 - Laser Science to Photonic Applications.

[29]  Shaahin Hessabi,et al.  All-Optical Wavelength-Routed Architecture for a Power-Efficient Network on Chip , 2014, IEEE Transactions on Computers.

[30]  Xiang Zhang,et al.  A multilayer nanophotonic interconnection network for on-chip many-core communications , 2010, Design Automation Conference.

[31]  K. Bergman,et al.  Photonic interconnection network architectures using wavelength-selective spatial routing for chip-scale communications , 2012, IEEE/OSA Journal of Optical Communications and Networking.

[32]  Partha Pratim Pande,et al.  High performance collective communication-aware 3D Network-on-Chip architectures , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[33]  Huaxi Gu,et al.  Venus: A Low-Latency, Low-Loss 3-D Hybrid Network-on-Chip for Kilocore Systems , 2017, Journal of Lightwave Technology.

[34]  Wei Zhang,et al.  A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[35]  Xiaowen Wu,et al.  SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor , 2014, JETC.

[36]  Lei Zhang,et al.  A 2D-Torus Based Packet Switching Optical Network-on-Chip Architecture , 2011, 2011 Symposium on Photonics and Optoelectronics (SOPO).

[37]  Partha Pratim Pande,et al.  Network-on-Chip-Enabled Multicore Platforms for Parallel Model Predictive Control , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[38]  Yingtao Jiang,et al.  A Generic Optical Router Design for Photonic Network-on-Chips , 2012, Journal of Lightwave Technology.

[39]  Huaxi Gu,et al.  RPNoC: A Ring-Based Packet-Switched Optical Network-on-Chip , 2015, IEEE Photonics Technology Letters.

[40]  Ye Zhang,et al.  Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[41]  V. Petruzzelli,et al.  Wavelength Routers for Optical Networks-on-Chip Using Optimized Photonic Crystal Ring Resonators , 2013, IEEE Photonics Journal.

[42]  Xi Chen,et al.  Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication , 2011, JETC.