A 10-bit 400-MS/s current-steering DAC with process calibration

A 10-bit 400-MS/s current-steering DAC is proposed in this paper. A proposed process detector, and a current calibration circuit are used in the binary current cells to calibrate the current error due to the process variation. Besides, an auxiliary delay circuit is employed in the current cell to turn off the additional calibration current. The proposed DAC is implemented using a typical 0.18 μm 1P6M CMOS process. With the proposed process calibration circuit and delay compensation, the design complexity and core area is dramatically reduced. The core area is 0.29 × 0.20 mm2. Besides, the worst DNL and INL of the DAC are simulated to be 0.18 LSB and 0.32 LSB, respectively. The power consumption is 3.7 mW.

[1]  M.S.J. Steyaert,et al.  A 10-bit 250-MS/s binary-weighted current-steering DAC , 2004, IEEE Journal of Solid-State Circuits.

[2]  Lenian He,et al.  A new current switch driver with improved dynamic performance used for 500MS/s, 12-bit Nyquist current-steering DAC , 2011, 2011 9th IEEE International Conference on ASIC.

[3]  Zhihua Wang,et al.  A 200MS/s 10-bit current-steering D/A converter with on-chip testbench , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[4]  Yan-Hua Peng,et al.  A 10-bit 300MHz 0.1mm2 triple-channel current-steering DAC 75.98dB SFDR in 65nm , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[5]  M. Idzik,et al.  A 10-bit Low-Power Small-Area High-Swing CMOS DAC , 2010, IEEE Transactions on Nuclear Science.

[6]  Ziqi Song,et al.  A 8-bit 200MSmaple/s CMOS DAC , 2011, 2011 IEEE International Conference on Anti-Counterfeiting, Security and Identification.