A 1.5-V multi-mode quad-band RF receiver for GSM/EDGE/CDMA2K in 90-nm digital CMOS process
暂无分享,去创建一个
[1] E. Sanchez-Sinencio,et al. A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.
[2] S. Cipriani,et al. A fully integrated zero-IF transceiver for GSM-GPRS quad band application , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[3] R.H.M. van Veldhoven. A triple-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003 .
[4] P. Litmanen,et al. A direct-conversion receiver for the 3G WCDMA standard , 2003 .
[5] A. Roermund,et al. A low-voltage folded switching mixer , 2008 .
[6] Jenshan Lin,et al. A CMOS resistive ring mixer MMICs for GSM 900 and DCS 1800 base station applications , 2000, 2000 IEEE MTT-S International Microwave Symposium Digest (Cat. No.00CH37017).
[7] W. Snelgrove,et al. Excess loop delay in continuous-time delta-sigma modulators , 1999 .
[8] A.A. Abidi,et al. Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.
[9] Torben Larsen,et al. RF Requirements for UTRA/FDD Transceivers , 2001 .
[10] B. M. Putter,et al. /spl Sigma//spl Delta/ ADC with finite impulse response feedback DAC , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[11] A.H.M. van Roermund,et al. A low-voltage folded-switching mixer in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.
[12] P. Fontaine,et al. A low-noise low-voltage CT /spl Delta//spl Sigma/ modulator with digital compensation of excess loop delay , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[13] E. Bergeault,et al. RF mixers using standard digital CMOS 0.35 /spl mu/m process , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).
[14] Ling-Miao Chou,et al. A dual-band direct-conversion/VLIF transceiver for 50GSM/GSM/DCS/PCS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[15] B. Leung,et al. Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .
[16] D. Marchesan,et al. A single chip direct conversion CMOS transceiver for quad-band GSM/GPRS/EDGE and WLAN with integrated VCO's and fractional-N synthesizer , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.
[17] A. Molnar,et al. A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[18] B. Bakkaloglu,et al. Multi-mode, multi-band RF transceiver circuits for mobile terminals in deep-submicron CMOS processes , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.
[19] T. Lee,et al. A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .
[20] R. V. Veldhoven. A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.
[21] Bram Nauta,et al. A CMOS transconductance-C filter technique for very high frequencies , 1992 .
[22] Robert G. Meyer,et al. Blocking and desensitization in RF amplifiers , 1995, IEEE J. Solid State Circuits.