Securing Hardware Accelerators: A New Challenge for High-Level Synthesis

High-level synthesis (HLS) tools have made significant progress in the past few years, improving the design productivity for hardware accelerators and becoming mainstream in industry to create specialized system-on-chip architectures. Increasing the level of security of these heterogeneous architectures is becoming critical. However, state-of-the-art security countermeasures are still applied only to the code executing on the processor cores or manually implemented into the generated components, leading to suboptimal and sometimes even insecure designs. This letter discusses extensions to HLS tools for creating secure heterogeneous architectures.

[1]  Byung-Gon Chun,et al.  TaintDroid: An Information-Flow Tracking System for Realtime Privacy Monitoring on Smartphones , 2010, OSDI.

[2]  Israel Koren,et al.  Power Attacks Resistance of Cryptographic S-boxes with added Error Detection Circuits , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[3]  Daniel Gajski,et al.  Introduction to high-level synthesis , 1994, IEEE Design & Test of Computers.

[4]  Ramesh Karri,et al.  Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  David Zhang,et al.  Secure program execution via dynamic information flow tracking , 2004, ASPLOS XI.

[6]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[7]  Fabrizio Ferrandi,et al.  A design methodology to implement memory accesses in High-Level Synthesis , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[8]  Benjamin Carrión Schäfer,et al.  Efficient behavioral intellectual properties source code obfuscation for high-level synthesis , 2017, 2017 18th IEEE Latin American Test Symposium (LATS).

[9]  Robert W. Stewart,et al.  High-level synthesis for medical image processing on Systems on Chip: A case study , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).

[10]  Mark Horowitz,et al.  1.1 Computing's energy problem (and what we can do about it) , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[11]  Wei Hu,et al.  Theoretical Fundamentals of Gate Level Information Flow Tracking , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Jeyavijayan Rajendran,et al.  High-level synthesis for security and trust , 2013, 2013 IEEE 19th International On-Line Testing Symposium (IOLTS).

[13]  H. Bauer,et al.  The Internet of Things: Sizing up the opportunity , 2014 .

[14]  Chip-Hong Chang,et al.  Hardware IP Watermarking and Fingerprinting , 2016 .

[15]  Mark Mohammad Tehranipoor,et al.  AVFSM: A framework for identifying and mitigating vulnerabilities in FSMs , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[16]  Mark Mohammad Tehranipoor,et al.  Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain , 2014, Proceedings of the IEEE.

[17]  Christof Paar,et al.  A Hardware-Based Countermeasure to Reduce Side-Channel Leakage: Design, Implementation, and Evaluation , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Benjamin Carrión Schäfer,et al.  Trust Filter: Runtime Hardware Trojan Detection in Behavioral MPSoCs , 2017, J. Hardw. Syst. Secur..

[19]  Jarrod A. Roy,et al.  EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.

[20]  Benjamin Carrion Schafer,et al.  Hardware Trojan Detection in Behavioral Intellectual Properties (IP's) Using Property Checking Techniques , 2017, IEEE Transactions on Emerging Topics in Computing.

[21]  Christoforos E. Kozyrakis,et al.  Decoupling Dynamic Information Flow Tracking with a dedicated coprocessor , 2009, 2009 IEEE/IFIP International Conference on Dependable Systems & Networks.

[22]  Luca P. Carloni,et al.  On the design of scalable and reusable accelerators for big data applications , 2016, Conf. Computing Frontiers.

[23]  Jeyavijayan Rajendran,et al.  Belling the CAD: Toward Security-Centric Electronic System Design , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Yu Ting Chen,et al.  A Survey and Evaluation of FPGA High-Level Synthesis Tools , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Christof Paar,et al.  Security in Automotive Bus Systems , 2004 .