Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel
暂无分享,去创建一个
[1] Weishi Feng,et al. On the performance of parity codes in magnetic recording systems , 2000, Globecom '00 - IEEE. Global Telecommunications Conference. Conference Record (Cat. No.00CH37137).
[2] Heinrich Meyr,et al. A 40 Mb/s soft-output Viterbi decoder , 1995 .
[3] Richard E. Matick,et al. A 500 MHz Random Cycle, 1.5 ns Latency, SOI Embedded DRAM Macro Featuring a Three-Transistor Micro Sense Amplifier , 2008, IEEE Journal of Solid-State Circuits.
[4] E.F. Haratsch,et al. Quasi-Cyclic LDPC Codes for the Magnetic Recording Channel: Code Design and VLSI Implementation , 2007, IEEE Transactions on Magnetics.
[5] T. Gyohten,et al. A 322 MHz random-cycle embedded DRAM with high-accuracy sensing and tuning , 2005, IEEE Journal of Solid-State Circuits.
[6] J.K. Wolf,et al. Improved Detection For Magnetic Recording Systems With Media Noise , 1997, 1997 IEEE International Magnetics Conference (INTERMAG'97).
[7] Sreedhar Natarajan,et al. A 500MHz Random-Access Embedded 1Mb DRAM Macro in Bulk CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[8] E.F. Haratsch,et al. Use of redundant bits for magnetic recording: single-Parity codes and Reed-Solomon error-correcting code , 2004, IEEE Transactions on Magnetics.