Power characterization of functional units

In cycle-accurate RTL level power estimation, a table is used to characterize the power consumed by each functional unit. The size of the table grows exponentially with the size of the inputs. We present a partitioning power modeling technique to reduce the table size. Results indicate that this technique works for shifters and register files with reasonable accuracy and much smaller table size. Results also show that by multiplying a constant factor, this technique also works for multipliers. Simulation time is reduced significantly. Similar techniques may also work for dividers.

[1]  Jing-Yang Jou,et al.  A power modeling and characterization method for macrocells using structure information , 1997, ICCAD 1997.

[2]  Jing-Yang Jou,et al.  A power modeling and characterization method for macrocells using structure information , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  Mary Jane Irwin,et al.  Instruction level power profiling , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[4]  Mary Jane Irwin,et al.  Energy characterization based on clustering , 1996, DAC '96.

[5]  Niraj K. Jha,et al.  Register-transfer level estimation techniques for switching activity and power consumption , 1996, ICCAD 1996.

[6]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Jan M. Rabaey,et al.  Activity-sensitive architectural power analysis , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..