Design Constraints for Image-Reject Frequency-Translating ΔΣ Modulators
暂无分享,去创建一个
[1] V.S.L. Cheung,et al. A 3.3-V 240-MS/s CMOS bandpass /spl Sigma//spl Delta/ modulator using a fast-settling double-sampling SC filter , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[2] Un-Ku Moon,et al. A time-delay jitter-insensitive continuous-time bandpass ΔΣ modulator architecture. , 2005 .
[3] William B. Kuhn,et al. Bandpass /spl Sigma//spl Delta/ modulator employing undersampling of RF signals for wireless communication , 2000 .
[4] Richard Schreier,et al. A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz , 2006 .
[5] J. M. Khoury,et al. A 400-Ms/s frequency translating bandpass sigma-delta modulator , 1999, IEEE J. Solid State Circuits.
[6] Yuan Chen,et al. A sixth-order subsampling continuous-time bandpass delta-sigma modulator , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[7] Gabor C. Temes,et al. Understanding Delta-Sigma Data Converters , 2004 .
[8] Abla Kammoun,et al. Undersampled LC bandpass /spl Sigma//spl Delta/ modulators with feedback FIRDACs , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[9] S. Reekmans,et al. A Subsampling Quadrature Σ∆ Modulator Based on Distributed Resonators for Use in Radio Receiver. , 2007 .
[10] A. Namdar,et al. A 400-MHz, 12-bit, 18-mW, IF digitizer with mixer inside a sigma-delta modulator loop , 1999 .