Correlation Power Analysis (CPA) is a type of power analysis based side channel attack that can be used to derive the secret key of encryption algorithms including DES (Data Encryption Standard) and AES (Advanced Encryption Standard). A typical CPA attack on unprotected AES is performed by analysing a few thousand power traces that requires about an hour of computational time on a general purpose CPU. Due to the severity of this situation, a large number of researchers work on countermeasures to such attacks. Verifying that a proposed countermeasure works well requires performing the CPA attack on about 1.5 million power traces. Such processing, even for a single attempt of verification on commodity hardware would run for several days making the verification process infeasible. Modern Graphics Processing Units (GPUs) have support for thousands of light weight threads, making them ideal for parallelizable algorithms like CPA. While the cost of a GPU being lesser than a high performance multicore server, still the GPU performance for this algorithm is many folds better than that of a multicore server. We present an algorithm and its implementation on GPU for CPA on 128-bit AES that is capable of executing 1300x faster than that on a single threaded CPU and more than 60x faster than that on a 32 threaded multicore server. We show that an attack that would take hours on the multicore server would take even less than a minute on a much cost effective GPU.
[1]
Markus Gipp,et al.
Correlation analysis on GPU systems using NVIDIA’s CUDA
,
2011,
Journal of Real-Time Image Processing.
[2]
Paul Rosen,et al.
A Visual Approach to Investigating Shared and Global Memory Behavior of CUDA Kernels
,
2013,
Comput. Graph. Forum.
[3]
Christophe Clavier,et al.
Correlation Power Analysis with a Leakage Model
,
2004,
CHES.
[4]
Sri Parameswaran,et al.
Advanced modes in AES: Are they safe from power analysis based side channel attacks?
,
2014,
2014 IEEE 32nd International Conference on Computer Design (ICCD).
[5]
David R. Kaeli,et al.
Scalable and efficient implementation of correlation power analysis using graphics processing units (GPUs)
,
2014,
HASP@ISCA.
[6]
Patrick Schaumont,et al.
A side-channel leakage free coprocessor IC in 0.18/spl mu/m CMOS for embedded AES-based cryptographic and biometric processing
,
2005,
Proceedings. 42nd Design Automation Conference, 2005..
[7]
Jack J. Purdum,et al.
C programming guide
,
1983
.
[8]
Sissades Tongsima,et al.
Efficient large Pearson correlation matrix computing using hybrid MPI/CUDA
,
2011,
2011 Eighth International Joint Conference on Computer Science and Software Engineering (JCSSE).