A dual front-end for the new GPS/GALILEO generation in a 0.35 µm SiGe process

A highly integrated, low-power GALILEO/GPS front-end for the new generation of positioning services has been designed using a [email protected] SiGe process. First an analysis of the current and future GPS and GALILEO signals is presented in order to show the interoperability between both systems and to set the requirements for the entire front-end. The receiver has been implemented using a 6MHz bandwidth low IF architecture whose IF frequency is 4.092MHz after digitalization. The ESD protected RF front-end exhibits a voltage gain of 103dB and an SSB noise figure of 3.7dB, which makes it suitable for high-sensitivity applications. The achieved power consumption is only 66mW from a 3V voltage supply and 38mW if the internal dual-gain LNA is switched off with no compromise with performance and with a minimal amount of external components.

[1]  Cheng-Hung Chen,et al.  A dual-band concurrent RF front-end receiver design for GPS and Bluetooth applications , 2005, 2005 Asia-Pacific Microwave Conference Proceedings.

[2]  Bang-Sup Song,et al.  A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.

[3]  Roc Berenguer,et al.  Design and Test of Integrated Inductors for RF Applications , 2003 .

[4]  M. del Mar Hershenson,et al.  A 115-mW, 0.5-/spl mu/m CMOS GPS receiver with wide dynamic-range active filters , 1998 .

[5]  T. Krishnaswamy,et al.  A 90nm CMOS single-chip GPS receiver with 5dBm out-of-band IIP3 2.0dB NF , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  T. Kadoyama,et al.  A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[7]  Bradford W. Parkinson,et al.  Global positioning system : theory and applications , 1996 .

[8]  R. Berenguer,et al.  A low power low noise figure GPS/GALILEO front-end for handheld applications in a 0.35 /spl mu/m SiGe process , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[9]  Luis Ruiz.  GALILEO Overall Programme Status , 2005 .

[10]  Kenneth W. Hudnut,et al.  L1C signal design options , 2006 .

[11]  M. Haas,et al.  A 5-bit 150 MS/s, 3.3 V CMOS A/D converter with a 32 step adjustable reference circuit , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[12]  Jeremie Godet,et al.  Status of Galileo Frequency and Signal Design , 2002 .

[13]  R. Berenguer,et al.  A Dual-Gain ESD-protected LNA with Integrated Antenna Sensor for a Combined GALILEO and GPS front-end , 2007, 2007 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[14]  Kwang Young Kim,et al.  A 10-b, 100-MS/s CMOS A/D converter , 1997 .

[15]  Mark Miles Cloutier,et al.  A 4-dB NF GPS receiver front-end with AGC and 2-b A/D , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).