Experimental verification of a 3D scaling principle for low Vce(sat) IGBT
暂无分享,去创建一个
K. Kakushima | I. Omura | H. Iwai | A. Ogura | T. Saraya | T. Hiramoto | W. Saito | T. Hoshii | I. Muneta | Y. Numasawa | K. Sato | K. Tsutsui | A. Nakajima | S. Nishizawa | H. Wakabayashi | T. Matsudai | K. Itou | M. Fukui | S. Suzuki | M. Kobayashi | T. Takakura | H. Ohashi
[1] Shu Yang,et al. Toward reliable MIS‐ and MOS‐gate structures for GaN lateral power devices , 2016 .
[2] Ichiro Omura,et al. IGBT scaling principle toward CMOS compatible wafer processes , 2013 .