Architecture-Level Thermal Characterization for Multicore Microprocessors

This paper investigates a new architecture-level thermal characterization problem from a behavioral modeling perspective to address the emerging thermal related analysis and optimization problems for high-performance multicore microprocessor design. We propose a new approach, called ThermPOF, to build the thermal behavioral models from the measured or simulated thermal and power information at the architecture level. ThermPOF first builds the behavioral thermal model using the generalized pencil-of-function (GPOF) method. Owing to the unique characteristics of transient temperature changes at the chip level, we propose two new schemes to improve the GPOF. First, we apply a logarithmic-scale sampling scheme instead of the traditional linear sampling to better capture the temperature changing behaviors. Second, we modify the extracted thermal impulse response such that the extracted poles from GPOF are guaranteed to be stable without accuracy loss. To further reduce the model size, a Krylov subspace-based reduction method is performed to reduce the order of the models in the state-space form. Experimental results on a real quad-core microprocessor show that generated thermal behavioral models match the given temperature very well.

[1]  Tapan K. Sarkar,et al.  On SVD for estimating generalized eigenvalues of singular matrix pencil in noise , 1991, IEEE Trans. Signal Process..

[2]  Wei Wu,et al.  Fast Thermal Simulation for Runtime Temperature Tracking and Management , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Sheldon X.-D. Tan,et al.  Advanced Model Order Reduction Techniques in VLSI Design , 2007 .

[4]  Kevin Skadron,et al.  Compact thermal modeling for temperature-aware design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[5]  Tapan K. Sarkar,et al.  A Real-Time Signal Processing Technique for Approximating a Function by a Sum of Complex Exponentials Utilizing the Matrix-Pencil Approach , 1994 .

[6]  Wei Wu,et al.  A systematic method for functional unit power estimation in microprocessors , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[7]  Margaret Martonosi,et al.  Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[8]  Kevin Skadron,et al.  CMP design space exploration subject to physical constraints , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..

[9]  Wei Wu,et al.  Efficient power modeling and software thermal sensing for runtime temperature monitoring , 2007, TODE.

[10]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[11]  YangJun,et al.  Efficient power modeling and software thermal sensing for runtime temperature monitoring , 2008 .

[12]  Larry Pileggi,et al.  IC Interconnect Analysis , 2002 .

[13]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[14]  Stephen H. Gunther,et al.  Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .

[15]  Sheldon X.-D. Tan,et al.  Architecture-level thermal behavioral characterization for multi-core microprocessors , 2008, 2008 Asia and South Pacific Design Automation Conference.

[16]  Y. Hua,et al.  Generalized pencil-of-function method for extracting poles of an EM system from its transient response , 1989 .

[17]  V. Szekely,et al.  Identification of RC networks by deconvolution: chances and limits , 1998 .

[18]  Li Shang,et al.  ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Norman Chang,et al.  Fast time domain simulation in SPICE with frequency domain data , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[20]  Duo Li,et al.  Architecture-level thermal behavioral models for quad-core microprocessors , 2007, 2007 IEEE International Behavioral Modeling and Simulation Workshop.