A method of test pattern generation for multiple-valued PLAs

An easy test pattern generation (ETPG) method is developed for multiple-valued programmable logic arrays (MV PLAs). The ETPG so generated can detect crosspoint faults, weight faults, and their fault positions. In comparison with binary ETPG, it is shown that the number of test vectors does not increase as fast as the radix number of multiple-valued functions increases. The ETPG method for a product line is generalized for a total PLA testing algorithm.<<ETX>>

[1]  J. Ortega,et al.  CMOS current-mode multivalued PLAs , 1991, IEEE Transactions on Circuits and Systems.

[2]  Hideo Fujiwara,et al.  Fault Detection Capability of an O ( m・n ) Test Generation Algorithm for PLAs , 1991 .

[3]  Hans G. Kerkhoff,et al.  Multiple-Valued Logic Charge-Coupled Devices , 1981, IEEE Transactions on Computers.

[4]  Tsutomu Sasao.  On the Optimal Design of Multiple-Valued PLA's , 1989, IEEE Trans. Computers.

[5]  Yasunori Nagata,et al.  A FAULT MODEL FOR MULTIVALUED PLA`S , 1992 .