We present a novel CMOS design style that effectively reduces the impact of radiation-induced single event transients (SET) on logic circuits. This design style can be used in both static and dynamic CMOS circuits, and does not require any passive elements such as resistors or capacitors. A static circuit designed in the proposed style has two output ports while a dynamic circuit has one. This design style achieves SET mitigation by incorporating two techniques simultaneously: (1) transistors that are closest to the output terminals are placed in isolated wells and their body terminals tied to the corresponding source terminals - the resulting low electric fields across the drain-body and source-body junctions significantly weaken the charge collection efficiency; (2) SETs caused by charge collection near other transistors outside the isolated wells are attenuated via voltage division. Simulations show that in an inverter chain, one inverter stage is sufficient to attenuate the SET generated in the previous stage. This indicates that the soft error rate of a clock distribution network made of hardened inverters is only limited by the last stage, where the local clock signals are applied to sequential logic circuits or the dual outputs are converted to a single output. A hardened D-latch implemented in proposed design style is shown to have a critical charge value of at least 100 fC, as compared to the value of 7.5 fC for a conventional D-latch. Design examples of complex combinational static and dynamic circuits are also described and simulation results are presented.
[1]
M. Baze,et al.
A digital CMOS design technique for SEU hardening
,
2000
.
[2]
Peter Hazucha.
Background radiation and soft errors in CMOS circuits
,
2000
.
[3]
P. Hazucha,et al.
Impact of CMOS technology scaling on the atmospheric neutron soft error rate
,
2000
.
[4]
P. Eaton,et al.
Soft error rate mitigation techniques for modern microcircuits
,
2002,
2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[5]
S. Whitaker,et al.
Low power SEU immune CMOS memory circuits
,
1992
.
[6]
Leo B. Freeman.
Critical charge calculations for a bipolar SRAM array
,
1996,
IBM J. Res. Dev..
[7]
Lorenzo Alvisi,et al.
Modeling the effect of technology trends on the soft error rate of combinational logic
,
2002,
Proceedings International Conference on Dependable Systems and Networks.
[8]
Naresh R. Shanbhag,et al.
Soft-Error-Rate-Analysis (SERA) Methodology
,
2006,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9]
T. Calin,et al.
Upset hardened memory design for submicron CMOS technology
,
1996
.
[10]
R. Baumann.
Soft errors in advanced semiconductor devices-part I: the three radiation sources
,
2001
.
[11]
R. Baumann.
The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction
,
2002,
Digest. International Electron Devices Meeting,.
[12]
Jan M. Rabaey,et al.
Digital Integrated Circuits
,
2003
.